

NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited) (Approved by AICTE, Affiliated to APJ Abdul Kalam Technological University, Kerala)



DEPARTMENT OF MECHATRONICS ENGINEERING

COURSE MATERIALS



MR 405 EMBEDDED SYSTEMS

VISION OF THE INSTITUTION

To mould true citizens who are millennium leaders and catalysts of change through excellence in education.

MISSION OF THE INSTITUTION

NCERC is committed to transform itself into a center of excellence in Learning and Research in Engineering and Frontier Technology and to impart quality education to mould technically competent citizens with moral integrity, social commitment and ethical values.

We intend to facilitate our students to assimilate the latest technological know-how and to imbibe discipline, culture and spiritually, and to mould them in to technological giants, dedicated research scientists and intellectual leaders of the country who can spread the beams of light and happiness among the poor and the underprivileged.

ABOUT DEPARTMENT

- Established in: 2013
- Course offered: B.Tech Mechatronics Engineering
- Approved by AICTE New Delhi and Accredited by NAAC
- Affiliated to the University of Dr. A P J Abdul Kalam Technological University.

DEPARTMENT VISION

To develop professionally ethical and socially responsible Mechatronics engineers to serve the humanity through quality professional education.

DEPARTMENT MISSION

1) The department is committed to impart the right blend of knowledge and quality education to create professionally ethical and socially responsible graduates.

2) The department is committed to impart the awareness to meet the current challenges in technology.

3) Establish state-of-the-art laboratories to promote practical knowledge of mechatronics to meet the needs of the society

PROGRAMME EDUCATIONAL OBJECTIVES

I. Graduates shall have the ability to work in multidisciplinary environment with good professional and commitment.

II. Graduates shall have the ability to solve the complex engineering problems by applying electrical, mechanical, electronics and computer knowledge and engage in lifelong learning in their profession.

III. Graduates shall have the ability to lead and contribute in a team with entrepreneur skills, professional, social and ethical responsibilities.

IV. Graduates shall have ability to acquire scientific and engineering fundamentals necessary for higher studies and research.

PROGRAM OUTCOME (PO'S)

Engineering Graduates will be able to:

PO 1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.

PO 2. Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.

PO 3. Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.

PO 4. Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.

PO 5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

PO 6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.

PO 7. Environment and sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.

PO 8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

PO 9. Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.

PO 10. Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.

PO 11. Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.

PO 12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

PROGRAM SPECIFIC OUTCOME (PSO'S)

PSO 1: Design and develop Mechatronics systems to solve the complex engineering problem by integrating electronics, mechanical and control systems.

PSO 2: Apply the engineering knowledge to conduct investigations of complex engineering problem related to instrumentation, control, automation, robotics and provide solutions.

COURSE OUTCOME

After the completion of the course the student will be able to

CO 1	Acquire knowledge to design a embedded system
CO 2	Describe about the hardware and software components of embedded system
CO 3	Acquire knowledge on custom single purpose processor design and optimization
CO 4	Interpret about the general purpose processors
CO 5	Understand the concepts of common memory devices.
CO 6	Explain about various software development tools and RTOS

CO VS PO'S AND PSO'S MAPPING

CO	PO1	PO	PO3	PO	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PS0	PSO
		2		4									1	2
CO 1	3	1	2	2		-	-	-	-	-	-	3	3	2
CO 2	3	-	2	2	-	•	-	-	-	-	-	3	3	2
CO 3	3	-	2	2	-	-	-	-	-	-	-	3	3	2
CO 4	3	-	2	2		-	-	-	-	-	-	3	3	2
CO 5	3	-	2	2	-	-	-	-	-	-	-	3	3	2
CO 6	3	-	2	2	-	-	-	-	-	-	-	3	3	2

Note: H-Highly correlated=3, M-Medium correlated=2, L-Less correlated=1

SYLLABUS

Course code	Course Name	L-T-P - Credits	Year of Introduction
MR405	Embedded Systems	3-0-0-3	2016
Prerequisite : NII	M		an a
programmi system. • To give stu embedded s	students familiar with the arching models, tools for embedded syst adents knowledge on the hardware systems design. students to the concepts of embedd	tem design and implement: and real time operating sy	ation of embedded
embedded system specific instructio processors-Commo		om Single-purpose proces pose processors- Standar evices - Serial devices - Pa	ssors- Application d single-purpose
 the basic co the design t 	s of embedded systems incepts of real time Operating syste echniques to develop software for a purpose operating systems and the	embedded systems	
-	r-r	the state of the state of the state	
McGraw-H	l, "Embedded Systems – Architectu ill Publishing Company Ltd., New Vahid and Tony Givargis,	Delhi, 2010. Embedded System Des	
Hardware/	Software Introduction, Wiley, 2002. Simon, "An embedded software pri		Asia 2001.

Course Plan					
Module	Contents	Hours	Sem. Exam Marks		
I	Embedded system- Functional building block of embedded system- Characteristics of embedded system applications- Challenges in embedded system design- Embedded system design processes	7	15%		
п	Classification - Processors in the system - Other h/w units. Software components - Typical applications - Embedded systems on a chip (SoC) and use of VLSI circuits.	7	15%		
	FIRST INTERNAL EXAMINATION				

ш	Custom Single-purpose processors : Hardware-Combinational Logic- Transistors and logic gates- Basic combinational and Sequential logic design- Custom single purpose processor design and optimization. Application specific instruction set processors- Microcontrollers- Digital signal processors	7	15%
IV	General-purpose processors: Software: Basic architecture- Datapath- Control unit- Memory- Instruction execution- Pipelining- Superscalar and VLIW architectures- Instruction set- Program and data memory space- Registers- I/O- Interrupts- Operating Systems- Standard single-purpose processors: Peripherals-some examples such as Timers- counters- Analog-digital converters.	17	15%

v	Common memory devices - Memory selection - Memory map - Internal devices & I/O devices map - Direct memory access Types of I/O devices - Serial devices - Parallel port devices - Sophisticated features - Timer and Counting devices - Advanced serial bus & I/O - High speed Buses - Common types - Advanced Buses.	7	20%
VI	Development tools: Host and Target machines - linker / locators - debugging techniques. S/W Architectures: Round robin-round robin with interrupt - function queue scheduling- RTOS.	7	20%

END SEMESTER EXAM

QUESTION PAPER PATTERN

Maximum Marks: 100

Exam Duration: 3 hours

PART A: FIVE MARK QUESTIONS

8 compulsory questions -1 question each from first four modules and 2 questions each from last two modules (8 x 5= 40 marks)

2014

PART B: 10 MARK QUESTIONS

5 questions uniformly covering the first four modules. Each question can have maximum of three sub questions, if needed. Student has to answer any 3 questions

 $(3 \times 10 = 30 \text{ marks})$

PART C: 15 MARK QUESTIONS

4 questions uniformly covering the last two modules. Each question can have maximum of four sub questions, if needed. Student has to answer any two questions

(2 x 15 = 30 marks)

QUESTION BANK

	MODULE I						
Q:NO:	QUESTIONS	СО	KL	PAGE NO:			
1	Define embedded system	CO1	K1	14			
2	Explain challenges and applications of embedded system in detail	CO1	K2	15			
3	Explain design process	CO1	K2	16			
4	Distinguish between requirements and specifications	CO1	K4	24			
5	Explain characteristics of embedded system in detail and also mention its application	CO1	K2	15			
6	Explain system with an example	CO1	K2	13			
7	Explain various levels of abstraction of embedded system	CO1	K2	16			
MODULE II							
1	Explain watching dog timer	CO2	K2	41			
2	Discuss about various forms of system memories used in the embedded processor	CO2	K2	42			
3	Discuss about components of embedded system hardware	CO2	K2	46			
4	Discuss embedded system on a chip	CO2	K2	51			
5	Compare microprocessor and microcontroller	CO2	K2	32			

Department of Mechatronics Engineering, NCERC, Pampady

6	Describe power source , clock oscillator and clocking units	CO2	K2	40		
7	Discuss a) Embedded processor b) DSP processor	CO2	K2	35		
8	Discuss a) media processor b) ASSP C) Multiprocessor using GPPS	CO2	K2	38		
	MODULE III					
1	What is a processor? Explain the benefits of using custom single purpose processor	CO3	К2	56		
2	Design a counter that counts 0,1,2,3,4,5,6 using JK FF	CO3	K6	70		
3	Write a short note on steps involved in design of a combinational circuit using basic logic gates	CO3	K2	57		
4	Explain CMOS implementation of some basic logic gates	CO3	K2	58		
5	Explain microprocessor	CO3	K2	32		
6	Explain digital signal processors	CO3	K2	35		
7	Explain multiplexer, decoder, adder, comparator, ALU	CO3	K2	64		
MODULE IV						
1	Define operating systems	CO4	K2	98		
2	Compare Harvard and Princeton architecture	CO4	K2	84		
3	Discuss about instruction execution	CO4	K2	87		

4	Discuss about general purpose processor basic architecture	CO4	K2	83
5	Discuss on a) registers b)input/output c)interrupts d)program and data memory space	CO4	К2	97
6	Discuss timers and counters	CO4	K2	101

MODULE V

1	Explain Common memory devices	CO5	K2	114
2	Write a short note on Memory selection	CO5	K2	126
3	Explain Memory map	CO5	K2	138
4	Explain Internal devices & I/O devices map	CO5	K2	140
5	Describe Direct memory access	CO5	K2	153
6	Explain Types of I/O devices	CO5	K2	155

MODULE VI

1	Explain Real Time Operating System	CO6	K2	163
2	Explain round robin with interrupt	CO6	K2	190
3	Write a short note on host and target machine	CO6	K2	171
4	Explain different debugging methods	CO6	K2	180
5	Write a short note on linker and locator	CO6	K2	175
6	Write a short note on function queue scheduling	CO6	K2	199


APPENDIX 1

CONTENT BEYOND THE SYLLABUS

S:NO	TOPIC	PAGE NO:
1.	Programming concept in high level language	216

Department of Mechatronics Engineering, NCERC, Pampady

MODULE - I



-> The system program updates the display Usin three needles after each second. it follows a set of rules.

Rules

N.0

1. All needles moves clockioise only 2. A thin needle rotates every second 3. A long needles rotates every minute 4. A short needle rotates every hour. 5. All needles networn to the orginal position after la hours

EMBEDDED SYSTEM > Embedded means something that is attack > An embedded system can be thought of as a Computer hardware system having software embedded in it > An embedded system can be an Independent syster or it can be a part of large system. An embedde. System is a mécro controller or microprocessor base System which is designed to perform a specific kash > An embedded System has three components · It has hardware , it has application Software · it has Real Time Operating System CRTO'S) that supervises the application software & provide mechanism to let the processor orun a process as per scheduling by following a Plan to Control the latencies -> BTOS defines the way the system works. it set the rules during the execution of application Program -> A small scale embedded system may not have RTOS -> So we can define an embedded system as a

NEET A ssistar

> Mécrocontroller based, Software doiven and reliable real time Control System.

Characteristics of Embedded System (2)(1) Single function. NEETHU.M Assistant Professor (2) fightly constrained (3) Reactive and real time (4) Microcontroller or microprocessor based (5) Memory (6) Connects Handware & Software Systems. (7)Single functions > it performs specialized Operations and does the sam Job repeatedly . lightly constrained -> The arcuit size should be small enough to fit on a single chip and must perform fast enough to process data en a real time and consume minimum power to extend battery life Reactive and Real time It should continuously react to the changes in the system environment and must compute certain results in realtime without any delay Macro controller on Macroprocessor based > Microprocesson are multi-tasking in nature, wherea Mecrocontroller are single task in nature > RAM, ROM, I/o ports, timens can be added externally and can vary in number in microprocessor

(2)Characteristics of Embedded System (1) Single function. NEETHU.M Assistant Professor (2) fightly constrained 1995 (1997) 135- AS Reactive and real time (3)(4) Microcontroller or microprocessor based Memory (5) (6) Connects Hardware & Software Systems. (7) Single functions -> It performs specialized Operations and does the sam Job repeatedly . lightly constrained -> The concuit size should be small enough to fit on a single chip and must perform fast enough to process data in a real time and consume minimum power to extend battery life. Reactive and Real time It should continuously react to the changes in the system environment and must compute certain results in realtime without any delay Macro controller on Macroprocesson based > Microprocesson are multi-tasking in nature, wherea Mecrocontroller are single task in nature. > RAM, ROM, I/o ports, timens can be added externally and can Vary in number in microprocessor

Scanned by CamScanner

>RAM, ROM, I/O ports, timens are added externally but these components are to be embedded together as a chip and is fixed in number in Micro contro Mer.

> In microprocessor, the designers can decide the number of memory and Ilo ports needed whereas there is fixed number of memory and Ilo ports which suits best for the Specific task in micro Controller.
> External Support of external memory or Ilo makes microprocessor based system heavier and Costger whereas they are light weighted and cheap in mecro controller.

Macroprocessor requires more space and consume more energy whereas microcontroller requires less space and less power.

Hardware & Software Systems : > Saftwares used in embedded System is generally for providing flexibility and extra features.

-> Hardware is used for performance and Security. <u>Memory</u>:

>It must have as memory as its Software Usually embeds in ROM . It does not need any Secondary memories in the Computer.

CHALLENGES IN EMBEDDED SYSTEM DESIGN > The challenges that are encounted during the design process are not computer related, rather they are mechanical on electrical. → of these, the most challenging areas are. (a) Hardware (b) deadlines. (c) power consumption (d) Upgradeability (e) Reliability. (a) <u>Hardware</u> (How much hardware do we need?) > The choice of the hardware plays a major role in meeting manufacturing cost constraints and Perfomance deadlines. -> The choice should n't be too expensive or too chea rather it should be exact to meet the deadlines. (b) Deadlines : (How do we meet deadlines) > Meeting deadlines is another challenge in designi an embedded computing system > one method of meeting deadlines is the brute force method". In this method the speed of the h/w is increased so that the program suns faster of course, that makes the system more expensive (C) Yover consumption : (How do ve minimize Kover Consum > In battery-powered applications, power consumption is extremely important, even in non-battery applications, excess power consumption can increase heat dissipation. One way to make it consume less

Scanned by CamScanner

Power is to run slowly, but slowing down leads to missing deadlines. Therefore careful design must be done to meet performance goals. (d) <u>Design for Upgradability</u> (How do we design for Upgrad bility) > Designing a machine that can match with Upgrades in software is another challege > The same hardware may be used with different versions of the software

(e) <u>Reliability</u>: (Does & really works) -> Reliability plays a vital role, if products are safety-critical products of these products lack reliability then the consequences can be Veny dangerous

> To ensure reliability, the designer must maintain an equilibrium between cost and the time.

Exp

EMBEDDED SYSTEM DESIGN PROCESSES

The major steps in the design process are summarized in the top down view as follows.




Fig: Major levels of abstraction in the design <u>Requirements</u> ' Process > The requirement phase of the design process Capture "what to design". > Informal description gathered from customers is known as "requirement". > Requirement can be of 2 types is, (a) Functional requirements (b) Non-Functional requirements > Some of the non - functional requirement are (1) <u>Power Consumption</u> : > In the requirement stage, power can be Specified where of battery life.

> However, the allounble voltages

wattage can't be

(4

Scanned by CamScanner

defined by the customer.

(2) Physical Size and weight:

> Depending on the application, the physical size and weight of the final system can vary a lot.

> if the application involves a handheld device then there are constraint on both the size and weight of the device. However, if it is an Industrial control system then there is no constr aint on the size and weight.

(3) performance

→ The cost and usability of the system are effected by it speed. The performance metaics can be combination of soft metaics and hard metaics (4) <u>cost</u>.

→ The System purchase price on the target Cost is very important. Complete Cost on Simply Cost includes The following two Components

a) Manufacturing cost

b) NRE (Non-Recurring Engnicearing) Cost.

Manufacturing cost is the cost of the Component NRE costs are the cost of hiring personnel and Other design related costs.

Requirements Validation :

-> Requirements Validation requires phychological Skills, as it deals with Understanding what custome

In the System requirement, the User interface pas Can be done by creating "Mock-up" > In order to stimulate functionality in a restricter area the mock-up make use of scanned data. -> This mock up can be executed either by PC o Work-station Requirement form / Requirement chart > The requirement form / chant acts like a checkle. when the project is in initial stages. A sample form is given below Name ; Purpose : ____ Cwhat the System Supposed to do Inpuls : ____ Outputs : ____ Functions : - C-functionality of the System). Performance : ____ Manufactusinglost : ____ Power: -Physical size & wt : ____ Fig : Sample Requirements form Name :- Name not only describe the purpose of the machine, but also helpful while commiting about the project Propose ! This should be a baref one on two line description of what the system is supposed to do

Scanned by CamScanner

Inputs and actputs: This field requires enformation about type of I/o devices, data characteristics and type of data Functions : A detailed des oription about the functionality of the machine is described on this field Performance : Inorder to assure proper functionality performance requirements should be identified before Rand and they must be measured Carefully Physical Size and weight ! Inorder to take archetedural decesions, the approximate physical size & weight of the system is important. Power : The rough idea about power consumption can be very helpful. Decision about whether the System is battery based or non-battery is important Rere SPECIFICATIONS -> spenfications serves as the contract between the customer and the archited > The specifications must be carefully worthen on that it accurately reflects the customers requirements > The specefication should be understanble enough so that Someone can Verify that it meets system requirement and overall of expectations of the Customer

> The specification of a GIPS system may include the following

- · Data received from the GIPS Satellite Sonstellatic
- · Map clata
- · User enterface
- · Operations that must be performed to satisfy customer requirements.

The differences between requirements and specifications

Requirements Specifications. · An informal description · A Contract between Custome gathered from austomer and architecture. This is the forst step in design process · This is the second step in design process. · Requirements form is Used o UML is used to give clear to give a formal listing & proper specifications. of requirements · The description of project · The basic needs to design a system are given by is given by system System requirements specifications. . More Complex and · Less challenging task

· Requirements need not be perfect

· Good psycological skills are required to produce good system requirements challenging tast.

· Specifications should be

perfect enough in order

to develop correct application

· Good engeneering skills are

required to produce good

Specifications .


ARCHITECTURE DESIGN

> The plan used to design the Components of a System is called as an architecture.

>It deals with how a system will perform the Specified Operations. Most of the designers have a perception that creation of the architecture is the first step of the design process.


> The architecture is the plan for the Overall Structure of the System that will be used later to design the components that make up the architecture Example :

> Let us Consider the architecture of GPS maxing map in the form of block diagram which shows major operations are



Blockdiagram of moving map > The before block diagram does not give clear picture about what operations are to be performed by the Software and Rardware. Inorder to have a clear picture, we have to Separate Rardware Operations from Software Operations.

Therefore 2 blocks are drawn here








Figure : Software block.

- > The refinement of hardware and software archite cture should begin only after the instial auchitecte is designed. > The hardware block diagram depict that memore and I/o devices sourronds the CPU. frame buffer holds the pixels to be displayed and memory for program data which will be used by the CPU. > Bus is Used to connect all these components > The software block diagram is same as initial architectus
- but an additional timer is added. This timer is meant for Controlling the Operations.

> finally both these block diagram should · Satisfy user requirements (functional Iron functional) , Include all the required functions-

Scanned by CamScanner

· should meet speed, cost, power requirements · Meet all the specifications DESIGNING H/W & S/W COMPONENT > The architectural description tells us about what components we need, -> The component design effort builds those component in conformance to the architecture & specification. > The components will be in general include both hardware - FPGIA's, boards and so on and Softwar module -> Some of the components will be ready made. > The CPU, for example will be standard component in all cases as well as memory. SYSTEM. INTEGRATION -> it deals with the integration or assembly of the components created. > Debugging is a challenge > However, good plaining, phase level development good test running at each phase can assist in finding bugs -> if bugs are identified and fixed at specified. time uterwals, then the task of debugging is not tig challenge and System Integration become casy

NEETHU.M sistant Profess

Ø APPLICATION OF EMBEDDED SYSTEM ? 1) House appliances : Washing machine (2) Automotive Industry : Antilock breaking system (ABS), engine Control 3) Home automation & Security systems : Air Condition , fire alagms. (4) Telecon : Cellular phones. 3 Computer pheriphagals : printers, Scamers. 6) Healthcare : EEG, ECG machines 7) Card readens : Barcade, Smart card readers 3) Embedded System for detecting rash dowing on highways . Here the speed checker device that edenlifies rash driving on highways and alarms the traffic authorities if the speed checker finds any Vehicle Violating the set speed limits on highways 9) Embedded system for street light control : To detect the movement of vehicles on high ways and to Switch on street lights ahead of it, and then to switch off the street lights as the Vehicle go past he street lights to conserve energy. (PIC mecroconteroller is programmed by using embedded c)

NFETHU.M

DApplication of embedded System for Home: automation System. > Here home automation system with the andro application based remole Control > Remole operation is reaported by Indrived os based Smart-phone, upon a graphical user Interface based touch screen operation .. lopic :-functional building block of embedded s/m (Refer 11nd module : Embedded hardware Units) (Page: 6 to 8.) Both topics are same.

MODULE-II PROCESSORS -> A processor is a basic functional Unit in Computer system and Using that Unit only all the Computations take place -> A processor is the heart of the embedded System. So an embedded System designer must Rave clear knowledge of microprocessons and micro controllers -> A processor has 2 essertial Units () Program flow Control Unit (CU) (2) Execution Unit (EV) > The cu Includes a fetch Unit for fetching Instructions from the memory. The EU has Circuits that emplement the ensloudion pertaining to data transfer operations and data convension from one form to another form -> The EU encludes Arethmetic and logical Mart (ALU) and also the circuits that execute instructions from a program Control task. It can also execute Instructions for a call or branch to another program and for a Call to a function. >>> processor is mostly in the form of an IC chip on in core form in an ASIC. Core means a part of the functional Work on the VISI chip.

VARIOUS PROCESSOR : 7 Embedded System processon Application General purapose Applecation Specific Instruction Set Processor (GPP) Spenfre Processon (ASSP) Multiprocesson Processon System Using (ASSP) general purpose Core processors (GIPPS) V Microprocessor Minare 2 2 P Embedded Microcontr Digital Processon Oller Signal Embedded Media Processor Processon GENERAL PURPOSE PROCESSOR (GPP) > It is a programmable device used in a Variety of applications > Also known as "microprocessor" > features : 1) program memory @ General data paths with large register file and general ALU > User benefits : D Low time to market @ thigh flexibility.

(I) MICRO PROCESSOR

→ A microprocessor is a Single chip semi Conductor device also which is a 'Computer on chip, but not a complete Computer.

> its CPU contains an ALU, a program counter, a stack pointer. Some working register, a clock timing aircult and interrupt circulit on a single chip.

> To make complete micro computer one must add memony usually ROM and RAM, memony decoder an oscillator and no of sevial and parallel poots.

> It has the following instruction set:
 ① Instruction for data transfer operations
 ② Instruction for ALU Operations.

3 stack operations instruction set

(1) Input and Output (IIO) Operation Instanction set
 (3) Program control Instruction set.

Sequencing and supervising Operations Instruction Set.
 Figure purpose instruction set.

> A microprocessor is a single VISI chips that has a CPU and also have some other Unit that result in faster processing of instructions.

> Intel 8085 - 8 bit paocesson. It is used in older generation.

> Intel 8086 OR (-> 16 bit processor 8086 J

-> Intel 80x86 processors are the 32 bil of 8086. > The 'X' means extended 8086 for 32 bits Eg: 32 bit processons in 80 × 86 Serves are Intel 80386 and 80486. -> The IBM PCs are use 80x86 Series of processoris and embedded Systems in corporated Inside the PC for specifie tasks use these microprocessons. > An example of the new generation 32 and 64 bit microprocessor is the classic pertium series of processors from intel. These have superscalar architecture and also possess powerful ALU'S and floating point processing Unil Important Mecroprosser Used in the embedded Systems: Stream Microprocessor family Source

	Juving	Source	both features.
Stream 1	68 HC _{XXX}	Motorola	CISC
Stream 2	a) 80x86 b) 1860	Intel	CISC CISC WITH RISC
Stream 3	SPARC	Sun	RISC
Stream 4	a) Power PC 601, 604 b) MPC 620	IBM Motorda	RISC

-> An RISC processor provides speedy processing of the Instructions, each in a Single clock cycle.

 \rightarrow

(a) EMBEDDED PROCESSOR

> A special macaoprocessons & micro controllers often called, embedded processons. > An embedded processon is used when fast process fast context switching and atomic ALU Operations are needed.

Examples

• ARM 7 • INITEL 1960, AMD 29050 » For complex real time system normal microprocessors and micro controllers are not suitable. So Special Kind of processor known as Embedded processor are required.

>When a macrocontroller or microprocessor is Specially designed for complex system it has the following capabilities then the team embedded processor is preferred instead of microcontensiles \$99 microprocessor.

1) Fast context switching and thus lower latencies of the tasks in complex real time applications. 2) Atomic ALU operations & thus no shared data problem

3) Risc Core for fast, more precise & Intensive calculations by the embedded Software

> NEETHU.M Assistant Frofessor ECE Dept., NCERC

(3)

(1) DIGLITAL SIGNAL PROCESSOR (DSP)

- → DSP is an essential Unit of an embedded System in large number of applications needing processing of signal.
 → Eg: Applications are image processing, multimedia audio, video, HDIV, DSP modern and telecommunication. Processing Systems.
- → The DSP as a GPP is a single chip VLSI Unit. It possesses the computational capabilities of a mechophoces and also has a multiply and accumulate Units. → A DSP provides fast, discrete time, signal processing instructions. It has very large instruction word (VLIW processing capabilities. It processes the following thing in fast manner.
 - 1) Single Instruction multiple data (SIMD) 2) Discrete Cosine transformations (DCT) 3) Inverse discrete Cosine transformations (IDCT)

Important DSP used in the embedded Systems.

Stream DSP family Source Stream 1 TMS320CXX, OMAP Texas stream 2 Tiger SHARC Analog device Stream 3 5600xx Motorola Stream 4 PNX 1300, 15002 Philips.

2 MICROCONTROLLER !

> A microcontroller is a functional computer system On a chip > it contains a processor memory and programmable Input/Output peripherals. > Microcontrollers include an integrated CPU, > A microcontroller is used when a small or part of the

embedded Software has to be located in internal memory and when the on-chip functional chits like Interrupt handler, port, timer, ADC are needed.

> Microcontrollers are particularly suited for use in embedded Systems for real time Control applications with on chip program memory and devices

Important Mecro controllers used in the Embedded Systems;

		2 1 - A.	
Staeam	Maconocontroller -family	Source	CISC Or RISC Or both features
Stream 1	68 HCIIXXY HCIZXX HCIGXX	, Motorola	CLSC
Stream 2	8051,80251	Intel	CISC
Stream 3	80x86	Intel	CISC
Staeam 4	PIC16F84 DY 16C76 16 F8 76 and PIC 18	Microchip	CISC
Stream 5	Enhancements of ARM9, ARM 7	ARM, Jexas etc	CISC with RISC Core

NEETHU.M Assistant Professor ECE Dept., NCER

signal,

9

tion

Small scale Embedded System MET Microcontroller -1 V 8051 V V PIC 68HC05 16F8X 68HC08 Medium Scale Embedded System MicroController V 80196 68HCIIXX 8051 80×86 80251 G8HC12XX Large scale Embedded System NATION SOLUTION POWEY PC ARMJ MPC 604 Commonly used Microcontroller in small, medium & large scale embedded Systems. MICROPROCESSOR VS MICROCONTROLLER MICROPROCESSOR MICROCONTROLLER . A Includes functional blocks The functional blocks are of microprocessons and in ALU, registers, timing & addition it has timer, Control Units parallel 1/0, RAM, EPROM, ADC & DAC · Bit handling instruction is Many type of bit handling less, one or two type only Instauctions · Rapid movements of code & · Rapid movements of code & data between external memory data within microcontroller In Mecroparocesson . They are used for designing · it is used for designing application & pecific dedecated general Purpose digital Comparis s/m

MEDIA PROCESSOR

-> Media processor is a new innovative processor with high system performance for real time video performance, audio processing and data storeaning it also known as video processor.

> Media processor facilitatés a seamless fusion of mobile telephony with broad band internet . it facilitates voice based web accesses _ Speech recognition, text to speech Conversation, VOIP (Voice Over Inkernet protocol) and voice based version of mobile ret standard XML.

- > A media processor should provide for the following processing functions:
 - 1. VLIW, fixed as well as floating point agrithmetic
 - 2. Discrete Cosine transformation (DCI) processing Unit
 - 3. Quantiser Unit (Quantisation means analog signals from camera or microphone interface signals being converted to digital quantized output after encoding).

29) Processing of library functions for graphics, 20 text MPEG& MOTION JPG.

5) Image color and hue correction, image rotation, image scaling, shadow enhancement, detecting image edges & sharpening the image.

6) Video encoding which preprocesses for noise reduction and then controls the rate of transmission after estimating the motion picture rates, compresses_ Synchronizes audio & finally bet streams are sort to a streaming network. 7) Video decoding, which neceives the bit stream £5 decompresses and separates audio and video £5 eliminates noise by preprocessing.
8) Noise neduction and echo cancellation.
APPLICATION SPECIFIC SYSTEM PROCESSOR (As.
→ Assp is dedicated to specific tasks and provide a faster solution.
→ An assp is used as an additional processing unit

running the application in place of Using embedded Software.

Examples: 11M7100, W3100A.

MULIIPROCESSOR SYSTEM USING GPPS =

> Multiprocessors are used when a single processor does not meet the needs of difficult task.

-> The operations of all the processors are synchronized to obtain an optimum performance. EMBEDDED HARWARE UNITS

EMBEDDED HARDWARE UNITS & TEMPORARY ASYSTEM

(1) Power Source

- Most embedded systems have a power supply of their own.

- The supply has specific operation range of voltages in one of the following 4 power ranges:

5.0 V ±0.25 V; 3.3 V ±0.3 V; 2.0 V ±0.2 V and 1.5 V ±0.2 V

- The propagation delay in the gates is inversely proportional to operational voltage;

therefore, the 5 V system is used in most high performance systems.

- Certain systems do not have a power source of their own, so they are connect to external power supply.

- For e.g. A Graphic accelerator do not have its own power supply.

(2) Clock Oscillator Circuit (Clocking Units)

- The clock is an another basic unit of a system.

- A processor needs a clock oscillator circuit as the clock controls the time for executing an instruction.

- The clock controls the various clocking requirements of the CPU, system clocks and the CPU machine cycles.

- For processing units, a highly stable oscillator is required as the clock signal provides the synchronizing of all other system units.

(3) System Timers & Real-Time Clocks (RTC)

- To schedule the various system tasks and for real-time programming, a system clock or

Assistant Professor

- These clocks drives the timers for various timing & counting needs in a system. NEETHU.M ECE Dept., A

- System clock & RTC are also used to obtain delays and time-outs.

- A timer circuit is usually configured as the system-clock.

- Another timer circuit is suitably configured as the real-time clock (RTC) for periodic

saving of time & date in the system.

- Microc	ontrollers has built-in internal timer circuits	s for counting & timing devices.	
y, Reset &	Inputdevices Interfacing / douver curcuits Processor Temens	Program memory & clata » Scaral cammuni Catron ports	application .
ver suppl oscellate	Interupt Controller	Parallel posts	Spe
Power 0s	Output Inkrfacue desver circuite	fig: The Compo	nents of Es

(4) Reset Circuit, Power-up Reset & Watchdog-Timer Reset

- Reset can be activated by an external reset circuit that activates on power-up (switching). on) the system.

- The reset circuit is a simple circuit (such as an RC circuit) whose output connects to the reset pin of the processor.

- To reset a processor, the reset circuit should activate for a fixed period of a few clock cyclc3 & then deactivate thereby making the processor's reset pin active and then deactivate.

- Reset can also be activated by any one of the following:

(i) Software instruction (e.g. RST instruction)

(ii) Reset after a time-out by a programmed timer known as a watchdog timer

- The watchdog timer is a timing device that resets the system after a predefined timeout of a few clock cycles.

- A watchdog timer reset is very essential in embedded systems because it helps in rescuing the system if the system program gets stuck due to a fault.

- On restart, the system can function normally.

- Most microcontrollers have on-chip watchdog timers

Reset means that the processor begins the processing of instructions from a starting address.

That address is one that is set by default in a processor on a power-up.

SCE Dept. From that memory address (start-up addresses), program-instructions are fetched following the reset of the processor. - In certain processors, there are two start-up addresses.


Assistant Prof

3

- One is for the power-up reset and the processor fetches the program bytes from this

- The other one is for after the execution of a "reset" instruction or after a time-out such as a watchdog timer based reset. - Here, processor fetches the bytes program bytes from this second address on executing the reset instruction or on the watchdog timer based reset.

In a system, there are various types of memory and the figure shows a chart for various forms of memory hat are present in systems.



1. Internal RAM (of size in bytes) as internal registers in a microcontroller, temporary data storage (intermediate results/variables) & stack memory area.

2. Internal ROM/ PROM (of size in kB) for storing application programs in the case of microcontrollers.

3. External RAM for the temporary data storage and stack in the case of microprocessors.

4. Internal flash as 'non-volatile' memory to save the results after processing.

5. Memory stick (or memory card) as large storage (such as video, images, songs) in digital camera & mobile phones.

6. External ROM/ PROM for embedding software programs in almost all embedded systems except in microcontroller based embedded systems

7. Buffers memory RAM at ports.

8. Caches or cache memory (for storing copies of frequently used instructions & data)

NEETHU.M Assistant Professor (6) Input, Output and 10 Ports, IO Buses and IO interfaces CE Dept., NCERC - The system gets inputs from physical devices through the input ports.

- Examples of inputs are

(1) A system gets inputs from the touch screen, keys in a keyboard, sensor

circuits etc

(2) A network card receives the input signals from a communication device such as a modem

(3) Ports receives inputs from a peripherals like USART.

- A processor identifies each input port by its memory addresses called port addresses.

- Just as a memory location, each input port is also identified by its address.

- The system gets the inputs by the read operations at the port addresses.

- The system has output ports through which it sends output bytes to the real world. (1) Output may be sent to an liquid crystal display (LCD) or touch screen display

panel or light emitting diode (LED)

(2) A system may send the output to a printer.

- (3) Output may be sent to a communication device such as a modem.
- (4) Some systems send the outputs to alarms, actuators etc.
- (5) A robot sent outputs for its various motors.
- Each output port is identified by its memory addresses (called port addresses)
- The system sends the output by a write operation to the port address.
- There are also general-purpose ports for both the input & output operations(IO ports)
 - For eg., a touch screen sends output as well as gets input when a user touches displayed key on the screen.

- Each IO port is also identified by an address to which the read and write operations both take place.

- Ports can also be serial or parallel communication

- In serial communication a one-bit data line is used and bits are sent serially in successive time slots.

- Universal Asynchronous Receiver & Transmitter (UART) is a popular serial communication.

- In parallel communication, several data lines are used and bits are sent in parallel.

- A system connects to external devices and systems through parallel or serial I/O ports.

Bus

- A system has to be connected to a number of other external devices or systems.

A bus consists of a common set of lines to connect multiple devices, hardware units and other similar systems for communication.

A bus may be a serial or parallel bus that transfers data bit/bits.

- A "protocol" must be there to specify how signals communicate on the bus.

The protocol specifies (i) how bus is shared when several devices need to communicate through the bus (bus arbitration):

(ii) Ways of polling a bus from each device at an instance;

(iii) Ways of daisy chaining the devices so that bus is granted to a device according to the device-priority.

- A system networks to the other devices & systems through an I/O bus using different types of serial & parallel bus protocols such as 12C, CAN, USB, ISA, EISA & PCI bus.

(7) DAC and ADC

- For controlling & signal processing applications, a system provides necessary interfacing circuits for the Digital to Analog Conversion (DAC) unit and Analog to Digital Conversion (ADC) unit.

- A DAC operation is done with the help of a combination of a PWM unit in the microcontroller and external integrator chip.

- ADC operations are required for data acquisition, image processing, voice processing, video processing, instrumentation and automatic control systems.

(8) LCD, LED & Touchscreen Displays

- The system may need the necessary interfacing circuit and software to output to the LCD display, the LED interfacing ports or for the touchscreen I/O.

- A system has to display status messages in single line or in multiline.

- An LCD screen can show multiline display of characters, small icons etc.

- To indicate the ON status of the system, there may be an LED that glows.

- A flashing LED can indicate that a specific task is under completion or is running or in wait status.

- A touchscreen is an input as well as an output device, which can be used to enter a command, a chosen menu or to give a reply.

- The information is input by physically touching at a screen position using a finger.

- The "touch-screen" displays the choices or commands, menus and icons.

(9) Keypad/ Keyboard

- The keypad or keyboard is an important device for getting user inputs.

NEETHU.M Assistant Professor ECE Dept., NCERC

- For inputs, a keypad or keyboard may interface to a system.

- Necessary interfacing circuit & software must be provided to receive inputs directly from the keys or through a keypad controller IC.

- A keypad has upto a max. of 32 keys while a keyboard may have 104 keys or more.

- The keypad or keyboard may interface serially or parallely to the processor through ports and a keypad controller IC.

(10) Pulse Dialer, Modem & Transceiver

- In communication systems, a pulse dialer, modem or transceiver is used.

- For user connectivity through telephone line network, system provides the necessary interfacing circuit and software for dialing of the modem and transceiver.

- A transceiver is a circuit that can transmit as well as receive byte streams.

(11) Interrupt Handler

- A system may possess a no. of devices connected as interrupts and the processor has to control and handle the requirements of each device by running an appropriate ISR (interrupt service routine).

- An interrupts-handling mechanism must exist in each system to the handle interrupts from various sources like external physical devices, software instructions etc. by executing the ISRs and for handling multiple interrupts simultaneously.

- Important points regarding the interrupts and their handling by the program are as follows.

1) There can be a no. of interrupt sources in a processor.

- An interrupt may be a hardware signal that indicates the occurrence of an event.
- An interrupt may also occur through timers, serial communication etc.
- The interrupt may arise due to an illegal op-code fetch, a division by zero result or an overflow during an ALU operation.

- A software interrupt may arise in an exceptional condition that may have developed while running a program.

2) The system may prioritize interrupt sources and service them accordingly.

3) Certain interrupt sources are not maskable and cannot be disabled.

Assistant Professor Assistant Professor ECE Dept., NCERC

- Some interrupt are assigned the highest priority during processing

4) The processor's current program has to divert to a interrupt service routine to complete that task on the occurrence of the interrupt.

5) There is a on-chip unit for the interrupt handling mechanism in a microcontroller.
6) The system always gives priority to the ISRs over the tasks of an application.
The operating system is expected to control the handling of interrupts and running of routines for the interrupts in a particular application.

EMBEDDED SOFTWARE COMPONENTS

EMBEDDED SOFTWARE IN A SYSTEM

- The software program code (instruction codes) is the brain of an embedded system

- An embedded system processor executes software that is specific to a given application

- The program codes are placed in the ROM (or flash memory or PROM) for the execution of tasks when the system runs

- This final "machine implementable software" is called the "ROM image" that is being embedded into the ROM similar to an "image" in an "image frame"

- Each program code is in bytes format & these bytes are saved at each address of the system memory (ROM)

- The code bytes are required at each ROM address to execute the tasks

- So, a machine implementable software file (ROM image) is similar to a table having many rows and only two columns; 1st column for memory address & 2nd column for corresponding code byte in a memory address

- By changing ROM image, the same hardware platform will work differently.

Machine-code based coding

- In machine-code based coding, the programmer defines the machine code bytes corresponding each memory addresses for a program

- Machine-code based coding is done only in specific situations because it is time consuming and the programmer must have to understand the processor instructions set and their corresponding machine codes

Coding in Assembly Language

- Small programs can be coded in assembly language after understanding the processor & its instruction set.

- These codes are also called low-level codes


the software used for converting the codes written in assembly language - "Assembler" is (similar to a compiler for high level language like C, Java etc)

- Assembly language coding is extremely useful for configuring devices like ports, ADC, NEETHU.M DAC etcant Professor

1

FBuf, Assembly language based programming is also very time consuming while making larger programs/ codes

- Full coding in assembly may be done only for a few simple, small-scale embedded systems - Figure shows the process of converting an assembly language program into machine implementable software file and then finally obtaining a ROM image file



The process of converting an assembly language program into the machine codes and finally obtaining the ROM image

- Assembler, Linker, Locator & Loader are the software required for the whole process (1) 1st step is called "Assembling" in which an assembler software translates the assembly software into the machine codes

(2) Next step is called linking; a linker links these codes (if necessary) with the other codes taken from the library

- For a final program, a no. of other codes are to be linked together

- For eg., there are the standard codes for delay function (eg. delay() in Arduino)

- If 'delay()' is included in the program, the program codes for the delay() must

link with the final assembled code

- The linked file in binary is known as executable file (a file with '.EXE' extension) (3) In embedded systems, the next step after linking is the use of a "Locator" software which locates the already fixed ROM addresses

- For eg., in a memory-mapped IO scheme; IO port addresses, IO devices addresses etc. are permanently assigned to some memory locations

- The locator software "re-allocates" the memory addresses in a linked file & creates a file with permanent memory allocation for each of the code bytes in a standard format

Eg. for such a standard file format is "Intel .HEX file format"
(4) In the next step, the "Loader" software performs the task of placing/ loading the code bytes as an "image to be placed in ROM" by finding the exact available ROM memory

addresses

- For many processors, the available memory addresses may not start from "0000H"

- The "loader" finds the appropriate "start address" for the final program codes
- 2

(5) Lastly "Programmer Device/ Equipment" takes as input the ROM image file (For eg. in .HEX format) & "writes" the image as byte by byte into the memory - So the process of placing the codes into ROM or flash memory is also called "Burning"

10


Coding in High Level Language

- For large software programs development, high-level language like C, C++, visual C++, Java etc. are used

- 'C" is usually the preferred language

- The programmer needs to understand only the hardware organization of the wholw embedded system when coding in high level language

- Figure shows the process of converting a C program into the ROM image file



The process of converting a C program into the file for ROM image Fig. 1.8

- First, the compiler software generates the object codes (file with .OBJ extension)

- The compiler assembles the codes according to the processor instruction set

- Before linking, the compiler may use a "Code-Optimizer" that optimizes the codes by

removing the "redundant/ unnecessary variables or steps" written in the program

- The linker links the object codes with other standard program codes in the program (similar to the linking step in assembling process)

- For eg, the linker includes the program codes for the pre-defined functions like printf(), delay() etc

- Codes for some standard devices & the device control management also link at this stage;

- For eg., a printer device management & its driver codes

3

- After linking, the other steps for creating a file for ROM image are same as that discussed in previous section of assembling process (Locating, Loading & Burning)

GeriwARE GOOLS IN ES design:

> There are n number of tools used in designing an embedded system > it is Used in assembly language program 4 Righ level language programe 1) Editor Editor is Used for writing codes or assembly mnemonics using the keyboard of the PC for entering the program ->it allows the entry, addition, deletion, insert, appending previously waitten lines or files merging record and files at specific positions (2) Interpreter translation to the -> converts the line by line machine executable Codes. NEETHU.M Assistant Professor ECE Dept., NCERC 3 Compiler -> it converts the complete set of codes ento machine executable codes. it creates object file @ Assembler

(!)

It translating the assembling mnemonics into binary codes · It also creates a list file that can be printed · The list file has address, source code & Renadecimal object codes.

5 Cross Assembler 23 Mi 2001 -> it converts object codes or executable Code a processor to other codes for another processory Vice versa. 6 Simulator > To simulate all functions of an Es corcuit Include, additional memory and peripherals. -> it is independent of a particular target system. -> it also simulates the processes that will execute when the codes execute on the targeted particular pro cessor

⇒ tethoscope


⇒ used for dynamically tracking the changes in any program variable.

- it tracks the changes in any parameter. It demonstrate
the sequences of multiple processes that execute.

- it also records the enture time history.

§ Trace scope

→ used to help in tracking the changes in the madules & task with time on the X-axis → A list of actions also produces the desired time scales & the expected times for different tasks.



> Embedded System are being designed on a Single Silicon chip called System on chip (soc) -) Soc is a system on a VISI chip that has all the necessary analog as well as digital concurts, Processons and software. > A Soc may be embedded with the following Components. 1. Embedded processor GPP on ASIP Core 2. Single purpose processing cores or multiple processons. 3. A network bus protocol Core 4. An encryption function Und 5. Discrete Cosire transforms for signal processing applications 6. Memories 7. Multiple standard source solutions , called IP (Intellectual property) Cores. 8. Programmable logu device & FPGIA (field programmable gate Array) Cores. 9. Other logic & analog Units -> Application of such an embedded Soc is the mobile phone. -> Single purpose processors ASIPs and IPs on an Sol are configured to process encoding and deciphering, dialing, modulating, demodulating Interfacing the key pad and multiple line LCD

LCD matrix displays on touch soreen, storing data input and recalling data from memory. -> tig. shows an SoC that integrates Internal ASICS, Internal processons (ASIPS), Shared memories and perpheral Interfaces on a Common bus. > Besides a processor, memories and digital circuits with embedded software for specifie applications, the SoC may possess analog concurts as well. Application Specific IC (ASIC) -> ASIC's are designed using the VLSI design tools with the processor GIPP or ASIP and analog Corcuits embedded into the design → The designing is done Using electronic Design Automation (EDA) tool NEETHU.M Assistant Professor ECE Dept., NCERC IP core > On a VISI chip, there may be integration of high level Components. > These components possess gate level Sophistication in cocuits above that of the counter, regular multiplier, floating point operation unit and ALU > A standard source solution for synthesizing a higher level component by Configuring an

FPGIA core or a core of VISI concuit may be available as an Intellectual property called IP.

NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (ACCREDITED BY NAAC)

PAMPADY, THIRUVILWAMALA, THRISSUR (DT), 680588

MR 405 EMBEDDED SYSTEM

MODULE III COURSE MATERIALS



SIGNATURE OF HOD

CUSTOM SINGLE PURPOSE PROCESSORS -> Processon Consist of 2 parits · Controller · Datapath. > Controller ; Controls the overall transfer of data through the data path. (le store & manipulate data) > Data path : can read data from a particular register and feed the data through functional Unit to Casay out a NEETHU.M Assistant Professor particular operation and stores back to the particular register. Réad data R_1 > Functional Unit +/x- $\rightarrow R_{2}$ -> Single purpose prapessor is a digetal system Intended to solve a Specific Computation task. > Custon single purpose processor is to execute a specific lask within our embedded System. Eq: Digital camera Benefite of using custom single puopose processor: Derformance may be fast, due to fewer clock cycles resulting from a customized data path.


Scanned with CamScanner

resulting simp @ Due to shorter clock cycles functional Units NEETHU.M 3 Less multiplexens Assistant Professor NCERC, NCERC (3) Simpler Control logie. (5) Stree may be small due to a simpler data path and no program memory 3 The processor may be faster and smaller than a standard one implementing the same functionality, since we can optimize the implementation for our particular kask BASIC TECHNIQUES FOR DESIGNING CUSTOM TROCESSORS tor this · start with a review of combinational and Sequential design · Describe a method for converting programs to Custom Single purpose processors. COMBINATIONAL LOGIC DESIGN . > A transistor is the basic electrical component of digital systems > Combinations of transistors form more abstract Component Called Logie gates, which designers primavily use when building digital systems.

Scanned with CamScanner

> A thansistor acts as a simple ON/off switch. > CMOS (Complementary Metal oxide Servi Conductor), combination of p-Mos & N-MOS. CMOS Implementation of some basic logic gates :gate _____ Conducts y gate = +5v -> Gate controls whether or not current flows from Source to drain -> When a high voltage drain tig(a): n-mos transistor (typically +5V), which is referred to as logic 1 is applied to the gate, the tonansiston conducts So Current flows. > When a low voltage (logic 0) is applied to gate, transistor does not conduct. We can also build a transistor with the oposite Functionality Surce gate Conducts -> When logic 0 is applied to gate, the transcelor] gate = 0 y. Conducts -> When logic 1 is applied drain to the gate, the Fig(b): P-mos bransistor tranistor does not Conduct.

Scanned with CamScanner



Scanned with CamScanner

So logic 1 appears at f. > if both inputs are logic 1, then neither of the top transistors conducts, but both of The bottom ones do, so logie o appears ati F. We can easily build a circuit whose output is logie 1, when both of its mputs are logic 0. \propto 1 0 0 0 0 D 0 $f = (x + y)^{T}$ tig (E) : NOR gate > The 3 concerts shown implement 3 based logie galés ; an inverter, a NAND gate and a NOR gate

Figure 4.2: Basic logic gates <u>у</u> 0 Х 0 0 x 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0 1 $F = x \oplus y$ 1 0 1 $\mathbf{F} = \mathbf{x} + \mathbf{y}$ - 1 0 0 1 F = x y0 XOR OR AND Driver F x 0 <u>у</u> 0 F <u>y</u>) x 0 у 0 F 1 х 0 1 1 0 1 0 F = x + y0 0 1 0 0 1 0 1 1 0 1 0 XNOR 1 0 F = (x+y)'NOR 0 0 F = x1 $\mathbf{F} = (\mathbf{x} \mathbf{y})^{T}$ 0 1 1 0 Inverter NAND NEETHU.M Assistant Professor > Digital system designers usually work with logie gates, not transistors. Each gate is represented Symbolically, with a boolean equation truth table and with a > A combinational concret is a digital concret whose output is purely a function of its avoient inputs : such à concuit has no memory of Past inputs Simple technique to design a combinational concret Using basic logic gates Step 1: problem description, which describes the Outputs interms of ioputs Steps: (irranslate the descruption to a truth table with all possible combinations of input Values on the left and descored output Scanned with CamScanner

410) terms of the enputs Output values on the rugh for each oulput Column, we can desure Step 3 an output equation with one term per grow. Minimize the Output equations by step 4 algebrucally manipulating the equis ., NCERC Assistant Professor NEETHU.M (Use Karnaugh maps) Draw the Concurt diagram. 5 Step / Deale Figure 4.3: Combinational logic design. (d) Minimized output equations (a) Problem description у 11 10 bc 00 01 y is 1 if a is equal to 1, or b and c is а equal to 1. z is 1 if b or c is equal 0 0 0 0 1 to 1, but not both. If a = b = C = 1=Z= 1 1 1 1 (b) Truth table y = a + bc00 11 Z 10 Outputs bc 00 01 Inputs а z b 0 1 0 0 1 0 0 0 0 0 0 0 1 0 1 1 1 1 0 0 1 0 0 1 0 0 1 1 1 z = ab + b'c + bc0 0 0 1 1 1 0 1 1 1 1 1 0 1 1 1 a b (c) Output equations y = a'bc + ab'c' + ab'c + abc' +Z abc z = a'b'c + a'bc' + ab'c + abc' +abc

-> Although we can design all combination assaults in the above manner large concults would be Very Complex to design > A concuit with 16 inputs would have 2¹⁶ or 64K gows in the truth table > one way to reduce the complexity is to use Components that are more abstract than logic gates -> Several Such Components ane NEETHU.M Assistant Professor NCERC D Multiplexer / Selector -> Allows only one of its data enput Im to pass through to the Output O > Multiplexed acts much like a rail road Switch, allowing only one of multiple isput tracks to Connect to a single Output track Eq: 8:1 MUX MUX 4:1 -> if there are m data inputs, then there are log(m) Select lines S and we call this an mby 1 multiplexer (m data inputs and one data Output). -> The binary value of s determines which data

Input passes through: 00;00 means IO may pass 01;01 11 II 11 11

(2) Decoder

-> Decoder converts its binary input I into a One-hot Output O > "one-hot" means that exactly one of the Output lines can be 1 at a given time. -> Thus, if there are n. outputs, then there must be log(n) inputs NEETHU.M > Eg: 3x8 de coder Assistant Professor , NCERC 3 inputs & 8 Outputs Adder ! > An adder adds two n-bit binary inputs ABB generating an n-bit Output sum along with an Output casary Eq: 4 bit adder A=1010 & B= 1001, then SUM S= 0011 and carry = (4) Comparator -> A comparator compares two n-bit bibary inputs A & B generating Outputs that Indicate whether A is less than, equal to or greater than B. 5 ALU (Arthmetic logic Unit) -> can perform a Variety of arithmetic

(7

Scanned with CamScanner

logic functions on its n-bit Input A and > Common functions includes addition, Subtraction, etc Figure 4.4: Combinational components. I(log n -1) 10 I(m-1) I1 I0 B В n · n · n n n S0 n-bit, m x 1 n bit, m function 🛃 log n x n n-bit n-bit ALU Multiplexor Decoder Adder Comparator S(log m) S(log m) n O(n-1) O1 O0 0 carry sum less equal greater 0 0 = O0 =1 if I=0..00 sum = A+Bless = 1 if A < BO = A op BI0 if S=0..00 O1 =1 if I=0..01 (first n bits) equal =1 if A=Bop determined I1 if S=0..01 carry = (n+1)'thgreater=1 if A>B by S. On =1 if I=1..11 bit of A+B Im if S=1..11 CERC enable input e carry-in inputCi status outputs all O's 0 if e=0 sum=A+B+Ci carry, zero, etc. n-1 means ... n wires EQUENTIAL LOGIC DESIGN -> A sequential circuit is a digital circuit whose Outputs are function of the cuovant as well as previous inputs values It possesses memory > The sequential components are shown in figure below fig (4.5)

Figure 4.5: Sequential components. n NEETHU.M n-bit n-bit n-bit Register Shift register Counter 0 clea Q Q =Q = 0 if clear=1, 0 if clear=1, I if load=1 and Q(prev)+1[·] clock 8, if count=1 I(prev) else. and clock 8. > One of the basic sequential cigavits is the flup flop -> A flipflop stores a single but The Sequential Components are (1) Register > A register stores n-bits from its n-bit data I, with those stored bits appearing at its Output > A register usually has at least two control inputs, clock and load > For a rising edge treggered register, the Input I are only stored when load is I and clock is rusing from 0 to -> clean : resets all bits to 0, regardless of the Value of I > Because all nuts of the register can be stored Parallel, we often refer to this type of register N Parallel baad register as α

(3) Shift register

> stones n bits, but these bits cannot be stored in parallel. Instead they must be shifted ento the register serially, meaning one bit per clock edge > A shift negister has a One-bit data input I and atleast two control inputs clock and shift. > When clock is susing and shift is I, the value of I is stored in the nth bit, while the nth but is Stored in the (n-1) the but and likewise, until the Second bit is stored in the first bit. > The first bit is typically shifted out, meaning it appears over an Output Q (4) Counter NEETHU.M Assistant Professor > A counter is a register that can also increment (add binary 1) to its stored binary value > A counter has a clear input, which resets all Stored bits to 0, and a count input, which enables Incrementing on the clock edge > A Counter often also has a pagallel load data Input and associated control signal > A common counter feature is both up and down Counting (Incrementing & decrementing) required an

additional Control Input to Inducate the court direction > Control inputs can be Synchronous or asynchronou > Synchaonous : Inputs value only has an effect dualing a clock edge -> Asynchronous : Inputs Value affects the concuit Independent of the clock, > clear control lines are asynchronous. Steps for designing sequential logic :-Step 1 : Froblem description Step 2 : Translate » to a state diagram. Step 3 : Each stale represents the current "mode" of the circuit, serving as the corcuits memory of past input values. : The desired output values are listed next Step 4 to each other state : The Input Conditions that cause a transition Step 5 from one state to another are shown next to each anc

NEETHU.M Assistant Professor NCERC

A

-> Application specific Instruction set processons * Microcondorollers * Digital signal processons (Refer and module notes) [Very important topics] ABETH Professor TUHT THU P

steps : logic diagram T Z R W DC D Dp C C -0 łá COUNTERS Design a counter that counts 5,6 2 4 0 3 1. Using JK flipflop. Arithter Professor Ans. Step 1 ? State diagram 111 3 000 001 110 101 010 100 0

Scanned with CamScanner

Steps: Excetation table for JK FF

qt Q_{t+1} J K 0 X U 0 IX0) 1 υ Xl) × o


Step 3


Draw the excitation table for the given

U. Professor

P5	Nextstate	FF input
АВС	Atti Btti Ctti	JAKA JBKB JCKC
0 0 0	0 0 1	OX OX IX
001	0,0,0,1,0,0,0	
0 1 0	0 1 1	ox Xo IX
0 1 1	1 0 0	X X X
100	1 0 Invers	Xondi oxigalix
1 0 1	1 1 0	xo 1x xi
1 1 0	0 0 0	XI XI OX
111	0 0 0	XI XI XI


<u>Step5</u>: flipflop imput eqn Using K-map.





Stepa: Excitation table for D-flipflop. ()Qf atti D 0 Ö 0 1 0 0 Step 3 Excitation table for the given PS NS FF 1/P A Att Bt+1 Ct+1 B C DA DB Dc 0 0 0 0 1 0 0 0 0 1 2 6 0 0 0 0 0 ٥ Ο 0 0 0 0 D 0 .) () () () 0 0 0 D 0 D 0 Cale 1 0 0 Ο 0 0 D 1 (0 0 0 0 0 0 0 l D l 0 0 0. D Ù Stepq: FF input equation Using Kmap. DA BC A BC DB A 00 01 11 10 A \BC 01 11 10 00 ю 11 00 01 0 \bigcirc 0 0 0 0 0 0 0 0 0 0 0 0 D D 0 0 0 Ò 0 Ο Ь 0 1 DA = ABC+ABC DB= BC A3 = 0 = C [A (H) B]

Logic diagram 10 DA PB В D_{C} A B NEETHU.M Assistant Professor NCERC SEQUENCE DETECTOR It is a single input (circuit that will accept a sequence of bit & it will generate ofponly when the desired Sequence is accepted 1000 -Sequence 000 delector Design a finite state machine that detects the sequence 111 in an input with stream it FSM should ofp 1 when the sequence is detected and sero a Otherwise Using O-flipflop We are designing a 3 bit sequence detector, Ans. Sp we need 3 states.



	Same as	Q(1) · Implement Using I = flip flop · @				
Ans	Step 1	Draw the state diagram				
		Reduce the state deagnam (optional)				
	Step2:					
S	Step 3	choose the type & no. g flip flops.				
	8.5 4 5 1	C2-I flip flops write the excitation table.				
	ē.					
		$Q_t = Q_{t+1} = 1$				
O		I I O				
	Stepq: Draw the excitation table for the state machine					
	PS	Nextstate ff input				
	A B	X=0 X=1 X=0 X=1				
		Att Bt+1 Att Bt+1 TA TB TA TB.				
	0 0	00010001				
	10	0 1 1 0 0 1 0				
	L					
	U					

Step 5 flepflop enput equation Using K-map. for TA for TB ΒX \BX A A 00 01 11 10 00 0 11 10 0 l 0 6 D 0 Ø l D 0 I 0 0 0 0 O 0 ١ TB = ABX + ABX $f_A = \overline{A}BX + A\overline{B}X$ X (AOB) Х (НФВ) 2 NEETHU.M Assistant Professor Step 6 P 11 B 1. j. j Draw the logic concurt 1_A 1B A B Х B

NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (ACCREDITED BY NAAC) PAMPADY, THIRUVILWAMALA, THRISSUR (DT), 680588

MR 405 EMBEDDED SYSTEM

MODULE IV COURSE MATERIALS



SIGNATURE OF HOD

MODULE - IV GENERAL PURPOSE PROCESSORS : SOFTWARE : > A general pumpose processor is a programmable digital system intended to solve computation tasks in a vaguety of applications. I An embedded system designer choosing to use a general propose processor to implement part of a System's functionality may achieve several benefits. I unit cost of the processon may be very low a D Improve performance, size and power. 3 Flexibility will be Righ, Since the designer can perform saftware se waites in a straight forward manner. BASIC ARCHITECTURE : -> A general purpose processon, sometimes called a CPU (central processing UNEE) on a microprocessor Consist of a datapath and a Controller, tightly linked with a memory. Datapath : -> The datapath consists of the circuitary for

townsforming data and for storing temporary data.

> The datapath Contains an arithmetic logic Unit

CALU) Capable of transforming data through operations such as addition, subtraction, logical AND, logical OR, investing and shifting -> The ALU also generates status signals, often stored in a status register (not shown) indicating particular data conditions. -> Such conditions include indicating whether data is zero, or whether an addition of two items generales a carry. > The datapath also contains negisters capable of Storing temponary data. > Temponany data may include data brought in from menony but not yet sent through the ALU data coming from the ALU that will be needed for later ALU operations or will be sent back to menuay, and data that must be moved from one memory location to another. > The internal data bus is the bus over which data travels within the data path, while the external data bus is the bus over which data is brought to & from the data menory. > An N-bit processory may have N-bit wide Registers, an N-bit wide ALU, an N-bit wide Internal bus over which data moves among datapath components & an N-bit wide external bus over which

NEETHU.M Assistant Professor

data is brought in and out of the datapaths. CONTROLLER : -> The controller consists of ancuitary for retaining program instructions, and for moving data to, from and thorough the datapath according to those instructions. -> The controller contains a program counter (PC) that holds the address in momory of the next program instruction to fetch -> The controller also contains an instruction register (IR) to hold the fetched enstruction. > Based on this instruction, the controllers control logic generates the appropriate signals to control the flow of data in the data path. > Such flows may include inputting two parts cular register into the ALU, storing ALU results into a particular register, or moving data between memory and a register. -> Finally, the next state logic determines the next value of the PC -> the PC's but width represents the processors address size -3 The address size is independent of the data

NEETHU.M Assistant Professor , NCERC


word size; the address size is often larger: -> The address size determines the number of directly accessible memory locations, referred to as the address space on memory space. -> if the address size is M, then the address space is 2^M > Thus, a processor with a 16 bit PC can directly address 2¹⁶ = 65,536 memory locations. -> We would typically refer to this address space as 64 K, although 1f 1K = 1000, this number would represent 64,000 not the actual 65,536. Thus 1K= 1024 -> For each instruction, the controller typically Sequences through several stages, such as fetching the instruction from memory decoding it, fetching operands, executing the instauction in a data path, and storing result. -> Each stage may consist of one or more clock cycles. > A clock cycle is usually the longest time required for data to travel from one register to another. -> The path through the data path or controller that results in this longest time is called

EETHU.M stant Professor , NCERC

critical path.

NEETHU.M Assistant Professor

3



Out the descred System functionality -> Data Information represents the value being nout Output and transformed by the paogram > Princeton architecture -> Data & program words share the same memory space -> The princeton architecture may result in a Simpler hardware connection to memory, since only one connection is necessary > Harvard apprimitedure -> The program memory space is distinct from the data memory space. > A harvaged architecture, while requiring two Connections, can perform instruction set and data fetches simultaneously, so may result in improved performance Eg: Intel 8051 Two memory architectures (a) Harvard (b) princeton Paocessor Processor Data Program Menory memory Memory (Pgm & data) (a) (6)

NEETHU.M

> Memony may be read only memory (Rom) & writable memory (RAM) -> ROM is usually much more compact than RAM -> An embedded System often uses Rom for program memory, since Unlike in desktop systems an embedded System's program does not change -> Constant data may be stored in ROM, but other data ofto required RAM. > Memory may be on-chip or off chip. > On-chip memory resides on the same IC as the processor, while off-chip memory resides on a separate Ic -> The processor usually access on-chip memory must faster than off chip memory, perphas in just one Cycle, but finite Ic capacity of course emplies Only a limited amount of On-chip memory -> To reduce the time needed to access Cread or write) memory, a local copy of a position of memory may be kept in a small but especially fast memory called cache. -> Cache memory often resides on-chip, and often uses fast but enpensive static RAM technology Rather than slower but cheaper dynamic RAM.

THU.M

> <u>Cache memory</u> is based on the principle that if at a particular time a processor accesses a particular memory location, then the processor will likely access that location and immediate neighbors of the location in the near future.

> Thus, when we first access a location in memory, we copy that location and some number of its neighbors (called a block) into cache, and then access the Copy of the location in cache.

-> When we access another location, we first check a cache table to see if a copy of the location resides in cache.

> 4 the copy does reside in cache, we have a cache hit, and we can read I write that location Very quickly.

> if the copy does not reside in cache, we have a cache miss so we must copy the locations block into cache, which takes a lot of time.


> Thus, for a clicke to be effective # in improving performance, the ratio of hits to misses must be Very high, requiring intelligent caching schemes. > caches are used for both program memory Coften called Instruction cache, or I-cache) as well as data memory (often called D-cache)

NEETHU.M Assistant Professor

-fast / expensive technology Usually on the same chip Processon Cache NEETHU.M. SSOT Memory Slower / cheaper technology usually on a different chip Cache memory. INSTRUCTION EXECUTION : D Fetch Instruction : The task of reading the next enstauction from memory into the Instruction register. Q Decode Instruction The task of determining what operation the instauction in the instruction register represents (Eg: add, move etc).

(3) Fetch operands The task of moving the Instauction's operand data into appropriate registers. (4) Enecution operation The task of feeding the appropriate registers through the ALU and back into an appropriate regusters. 5) Store results The task of writing a register into memory. if each state takesplace one clock cycle, then ne can see that a single instruction may take several cycles to complete PIPELINING > pepelining is a common way to Inscrease the Instruction throughput of a microporocessor. -> pupelining is a technique where multiple Instructions are overlapped during execution -> pipeline is divided ento stages and these stages are connected with one another to form a pipe like Structure

IEETHU.M istant Professor



INSTRUCTION SET : -> An Instruction typically has two parts ' Am Opcode -field · Operand field. -> Opcode specifies the operation to take place during the Instauction. -> We can classify Instructions into 3 categories. Data transfer Instructions: . Move data between memory and registers · between Input/Output channels and registers registers themselves. Q Arithmetic/logical Instauctions · Configure the ALU to carry out a particular functions, channel data from registers through the ALV and channel data from the ALV back to a pasiticulas register 3) Branch Instruction It determine the address of the next program Instruction, Branch Instruction Unconditional Conditional Jumps 1 Jumps Proceediae call & Nehan Instr

NEETHU.M Assistant Professor

NCER

→Unconditional Jumps always determine the (7) address of the next Instruction, while conditional Jumps do so only if some condition evaluates to true, such as particular register containing zero. → A call Instruction, in addition to Indicating the address of next Instruction, Saves the address of the Cuerrent Instruction so that a Subsequent rehieve Instruction can jump back to the Instruction Immediately following the most recent envoked call Instruction.

-> An operand field specifies the location of the actual data that take past in an operation. -> Source operands serve as input to the operation, while a destination operand stored the Output. -> The no. of operands per instruction varies among processors. Even for a given processon, the no. of Operands per instruction may vary depending on the batruction type.

> In Immediate addressing, the operand field Contain s the data itself.

-> In register addressing, the operand field Contains the address of a datapath register on which the data resides.


field contains the address of a negister, which

a memory location in turn contains the address of in which the data resides. -> In direct addressing, the openand field Contains the address of a memory location in which the data resides. -> In Indirect addressing, the Operand field Contains the address of a memory location, which in turn Contains the address of a memory location in NCERC NEETHU.M Assistant Professor which the data resides. -> Direct addressing implements regular variables Addressing modes Register-file Memory Addressing Operand mode. Contents Contents field Immediate Data Register Datia Register address direct Memory data address Register Register Indirect Data Memory address Direct Memory address Memory address. Indirect pata

NEETHU.M Assistant Professor

SUPERSCALAR ARCHITECTURE

Superscalar architecture is a method of parallel computing used in many processors. In a **superscalar** computer, the central processing unit (CPU) manages multiple instruction pipelines to execute several instructions concurrently during a clock cycle.



A superscalarprocessor is a CPU that implements a form of parallelism called instructionlevel parallelism within a single processor. In contrast to a scalar processor that can execute at most one single instruction per clock cycle, a superscalar processor can execute more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to different execution units on the processor. It therefore allows for more throughput (the number of instructions that can be executed in a unit of time) than would otherwise be possible at a given clock rate. Each execution unit is not a separate processor (or a core if the processor is a multi-core processor), but an execution resource within a single CPU such as an arithmetic logic unit. A superscalar processor is a microprocessor design for exploiting multiple instructions in one clock cycle, thus establishing an instruction-level parallelism in processors. A superscalar is a super-pipelined model where only the independent instructions are executed sequentially, without any waiting state. The superscalar architecture was first used in RISC processors. This architecture can also be called a 'Second Generation RISC'.

The processor or compiler in a superscalar architecture determines if an instruction is dependent on the output of other sequential instructions, or whether it can be executed independently. The data dependency between instructions is verified dynamically by the CPU hardware at run time. The scheduling of instructions in a superscalar architecture is done dynamically, at run time, by the processor. The superscalar architectures have mechanisms for fetching multiple instructions, determining dependencies between instructions and executing instructions in order.

Pipelining in Superscalar

To completely make use of a superscalar processor having *n* processing units or pipelines, *n* instructions can be executed in parallel. This condition cannot be possible in all the clock cycles, and in such cases, a few pipelines could stall in a waiting state. In the case of superscalar processors, single operation latency requires just one clock cycle. The term latency denotes the time delay from the time of input to the production of desired output. 'Operational latency' in a superscalar system denotes the delay caused by the slowest operation among all the parallel operations running in the execution units of a superscalar processor.

Limitations of Superscalar Architecture

- Limited instruction-level parallelism.
- Dependency checking is an overhead.
- The dependency checking cost increases with an increase in the number of instructions executed in parallel.
- Pipeline stalls are common when an executing instruction is dependent on the result of an unprecessed instruction



VLIW ARCHITECTURE

Very long instruction word (VLIW) describes a computer processing architecture in which a language compiler or pre-processor breaks program instruction down into basic operations that can be performed by the processor in parallel (that is, at the same time)

- Very long instruction word or VLIW refers to a processor architecture designed to take advantage of instruction level parallelism
 - Instruction of a VLIW processor consists of multiple independent operations grouped together.
 - There are Multiple Independent Functional Units in VLIW processor architecture.
 - Each operation in the instruction is aligned to a functional unit.
 - All functional units share the use of a common large register file.

 This type of processor architecture is intended to allow higher performance without the inherent complexity of some other approaches

Advantages of VLIW

- Dependencies are determined by compiler and used to schedule according to function unit latencies at take to
- Function units are assigned by compiler and correspond to the position within the instruction packet.
- Reduces hardware complexity.
 - Tasks such as decoding, data dependency detection, instruction issues etc. becoming simple.
 - Ensures potentially higher Clock Rate.
 - Ensures Low power consumption

NEETHU.M Assistant Professor NCERC

VLIW vs. Superscalar Architecture

Instruction scheduling

- Superscalar:
 - Done dynamically at run-time by the hardware. Data dependency is checked and resolved in hardware.
 - Need a look ahead hardware window for instruction fetch.
- VLIW:
 - Done statically at compile time by compiler.
 - Data dependency is checked by compiler.
 - In case of un-filled opcodes in a VLIW, memory space and instruction bandwidth are wasted.



(10) @ Program & data memory space : -> The embedded Systems programer must be aware of the fize of the available memory for program and for data. -> tor example, a particular processor may have a 64 k program & pace and a 64 k data Space. -> The programmen must not exceed these limits. -> In addition, the programmer will probably want to be aware of on-chip program & data memory Capacity, taking care to fit the necessary program b data in on-chip memory if possible. Kegisters ! > The assembly language programmer must know how many registers are available for general purpose data storage > For example, a base register may exest, which permits the programmen to use a data transfer instruction where the procession adds an Operand field to the base negister to obtain an actual memory. address. > other special function registers must be known by both the assembly language & the structured language programmer. Such regulers may be Used for Configuring built- in timens, counters

EETHU.M stant Professor ., NCERC and Seviel Communication devices, on for working & reading externals pins.

Imput Output :

-> The programmer should be aware of the processor's input and Output (I(0) facilities, with which the processor communicates with other devices. -> One common I/o facility is parallel I/O, in which the programmer can need on write a port Ecollection of external pins) by reading or waiting a special function register. -> Another common I/o facility is a system bus, Consisting of address and data ports that are automatically activated by contain addresses or

Automatically activated by certains of types of Instructions. Interrupts:

> An Interrupt causes the processor to suspend execution of main program & Insted jump to an interrupt Gervice Routine (ISR) that fulfills a Special 1 Short term processing need. > of the processor stores the current PC and sets it to the address of the ISR. After the ISR completes

VEETHU.M istant Professo NCFE OPERATING SYSTEMS

A Stand A Stan

An operating system is a layer of software that provides low-level services to the *application layer*, a set of one or more programs executing on the CPU consuming and producing input and output data. The task of managing the application layer involves the loading and executing of programs, sharing and allocating system resources to these programs, and protecting these allocated resources from corruption by non-owner programs. One of the most important resource of a system is the central processing unit (CPU), which is typically shared among a number of executing programs. The operating system, thus, is responsible for deciding what program is to run next on the CPU and for how long. This is called process/task scheduling and is determined by the operating system's preemption policy. Another very important resource is memory, including disk storage, which is also shared among the applications running on the CPU.

In addition to implementing an environment for management of high-level application programs, the operating system provides the software required for servicing various hardware-interrupts, and provides device drivers for driving the peripheral devices present in the system. Typically, on startup, an operating system initializes all peripheral devices, such as disk controllers, timers and input/output devices and installs

	Figure 2.9: Syster	n call invocation.
DB	file_name "out.txt"	store file name
	MOV R0, 1324 MOV R1, file_name INT 34 JZ R0, L1	system call "open" id address of file-name cause a system call if zero -> error
L1	read the file JMP L2 handle the erro	bypass error cond.

hardware interrupt (interrupts generated by the hardware) service routines (ISR) to handle various signals generated by these devices². Then, it installs *software interrupts* (interrupts generated by the software) to process *system calls* (calls made by high-level applications to request operating system services) as described next.

A system call is a mechanism for an application to invoke the operating system. This is analogous to a procedure or function call, as in high-level programming languages. When a program requires some service from the operating system, it generates a predefined software interrupt that is serviced by the operating system. Parameters specific to the requested services are typically passed from (to) the application program to (from) the operating system through CPU registers. Figure 2.9 illustrates how the file "open" system call may be invoked, in assembly, by a program. Languages like C and Pascal provide wrapper functions around the system-calls to provide a high-level mechanism for performing system calls.

In summary, the operating system abstracts away the details of the underlying hardware and provides the application layer an interface to the hardware through the system call mechanism.

2.4.7 Development environment

Several software and hardware tools commonly support the programming of general-purpose processors. First, we must distinguish between two processors we deal with when developing an embedded system. One processor is the *development processor*, on which we write and debug our program. This processor is part of our desktop computer. The other processor is the *target processor*, to which we will send our program and which will form part of our embedded system's implementation. For example, we may develop our system on a Pentium processor, but use a Motorola 68HC11 as our target processor. Of course, sometimes the two processors happen to be the same, but this is mostly a coincidence.

Assemblers translate assembly instructions to binary machine instructions. In addition to just replacing opcode and operand mnemonics by binary equivalents, an assembler may also translate symbolic labels into actual addresses. For example, a programmer may add a symbolic label END to an instruction A, and may reference END in a branch instruction. The assembler determines the actual binary address of A, and replaces references to END by this address. The mapping of assembly instructions to machine instructions is one-to-one. A linker allows a programmer to create a program in

separately-assembled files; it combines the machine instructions of each into a single program, perhaps incorporating instructions from standard library routines.

Compilers translate structured programs into machine (or assembly) programs. Structured programming languages possess high-level constructs that greatly simplify programming, such as loop constructs, so each high-level construct may translate to several or tens of machine instructions. Compiler technology has advanced tremendously over the past decades, applying numerous program optimizations, often yielding very size and performance efficient code. A *cross-compiler* executes on one processor (our development processor), but generates code for a different processor (our target processor). Cross-compilers are extremely common in embedded system development.

Debuggers help programmers evaluate and correct their programs. They run on the development processor and support stepwise program execution, executing one instruction and then stopping, proceeding to the next instruction when instructed by the user. They permit execution up to user-specified breakpoints, which are instructions that when encountered cause the program to stop executing. Whenever the program stops, the user can examine values of various memory and register locations. A *source-level* debugger enables step-by-step execution in the source program language, whether assembly language or a structured language. A good debugging capability is crucial, as today's programs can be quite complex and hard to write correctly.

Device programmers download a binary machine program from the development processor's memory into the target processor's memory.

Emulators support debugging of the program while it executes on the target processor. An emulator typically consists of a debugger coupled with a board connected to the desktop processor via a cable. The board consists of the target processor plus some support circuitry (often another processor). The board may have another cable with a device having the same pin configuration as the target processor, allowing one to plug this device into a real embedded system. Such an *in-circuit emulator* enables one to control and monitor the program's execution in the actual embedded system circuit. Incircuit emulators are available for nearly any processor intended for embedded use, though they can be quite expensive if they are to run at real speeds.

The availability of low-cost or high-quality development environments for a processor often heavily influences the choice of a processor.

Standard Single purpose processons

> A single-purpose processor is a digital system intended to solve a specific computation task.
⇒ The processor may be a standard One, intended for use in a wide variety of applications in which the Same task must be performed.
> An embedded system designer choosing to use a standard single purpose, processor to implement Paak of a System's functionality may achieve several benefits.

Performance may be fast
Size may be small (A single puopose perocessor does not require a program memory) theo, since it does not need to support a large instruction set, it may have simpler datapaths & controller.
Low Unit cost

> We often refer to standard single purpose processors as peripherals, because they usually exist on the Periphery of the CPU.

Some of the examples are

1 mers & counters

→ A timer is a device that generates a signal pulse at specified time intervals.

-> A fime integral is a "real time" measure of time, such as 3 milliseconds. These devices are

NEETHU.M Assistant Professor , NCERC


extremely useful in systems en which a particular action, such as sampling an input signal or generating an output signal, must be performed every x time units. > Internally, a simple timer may consist of a register, counter and an eschremely simple Controller > The register holds a count value representing the no of clock cycles that equals the desired real time Value. This no. Can be computed using the simple formula No. of clock cycles = Desired real time Value clock cycle, -> for example : 10 obtain a diviation of 3 milliseconds from a clock cycle of 10 nanoseconds (100 MHZ), we must count (3x10 s/ 10x109 s/cycle) = 300 cycles > The counter is initially loaded with the Count value & then counts down on every clock cycle Utilois reached, at which point an Output Signal is generated, the count value is reloaded and the process repeats itself. -> No use a timer, ne must configure it (wante to its registers) and respond to its output signal. When we use a timer signal by assigning to an

interrupt, so we include the desired action in and interrupt service routine & counter is nearly identical to a timer, except that instead & Counting clock cycles (pulses on the clock signal), a counter Counts pulses on Some other Input signal.

3 AD converter

> An analog to digital converter converts an analog signal to a digital signal and digital to analog does the opposite > Such conversions are nocessary because, while embedded systems deal with digital values, an embedded system surroundings typically involve many analog signals Saccessive approximation type ADC -> Most widely used type ADC -> I has much shorter conversion time than the Other types SOC - EOC

Fundional diagnam of successive approximation



type and

⇒ This lype of converten uses a GAR (aucussive approximation register) where contents is approximated but by bet depending on the Dutput of comparator is if the Dutput of comparator is o, then set the next bit without changing the Current bid. If the Output of the comparator is ; then geset the current bit & set the next bit. This process will continue until all the successive bits of SAR is approximated


When Vin> Vd => Bet the next bit

Vinc vd => Already set bit is going to asset & Bet the next bit

00

10-18

0



NEETHU.M

To A 3 bel open

MR 405- EMBEDDED SYSTEMS

Module 5

Common memory devices – Memory selection – Memory map – Internal devices & I/O devices map – Direct memory access -. Types of I/O devices
 – Serial devices – Parallel port devices – Sophisticated features – Timer and Counting devices – Advanced serial bus & I/O – High speed Buses – Common types – Advanced Buses.




- Masked ROM
- ▷ EPROM,E2PROM,OTP ROM
- ▷ FLASH
- RAM
 - ▷ SRAM
 - ▷ DRAM




RAM


- EDO RAM Extended Data Output RAM
- ▷ SD RAM -
- RD RAM



(b) Processor and memory organization in Harvard architecture

- Synchronous Serial Input
- Synchronous Serial Output
- Asynchronous Serial UART Input
- Asynchronous Serial UART Output
- Parallel Port One bit Input
- Parallel Port One bit Output
- Parallel Port Input
- Parallel Port Output






- Synchronization means separation by a constant interval or phase difference.
- If clock period equals T ,then each byte at the port is received at input in period 8 T.
- The bytes are received at constant rates. Each byte at the input port separates by 8 T and data transfer rate for the serial line bits is 1/T bps [1 bps = 1-bit per second].
- The sender. along with the serial bits, also sends the clock pulses SCLK (serial clock) to the receiver port pin.

- The serial data input and clock pulse-input are on same input line when the clock pulses either encode or modulate serial data input bits suitably.
- The receiver detects clock pulses and receives data bits after decoding or demodulating.
- When a separate SCLK input is sent, the receiver detects at the middle, positive or negative edge of the clock pulses that indicate whether data-input is I or 0 and saves the bits in 8-bit shift register.


MOSI/ MISO

- Synchronous serial input is also called master output slave input (MOS1) when the SCLK is sent from the sender to the receiver and slave is forced to synchronize sent inputs from the master as per the master clock inputs.
- Synchronous serial input is also called master input slave output (MISO) when the SCLK is sent to the sender (slave) from the receiver (master) and the stave is forced to synchronize sending the inputs to master as per the master clock's outputs.




Synchronous serial input is used for interprocessor transfers, audio inputs and streaming data inputs.





- Each byte is in synchronization with a clock.
- The bytes are sent at constant rates
- If the clock period equals T, then the data transfer rate is 1/T bps.
- The sender sends either the clock pulses at SCLK pin or the serial data output and clock pulse-input through same output line when the clock pulses either suitably modulate or encode the serial output bits.

- - Each bit in each byte synchronizes with the clock input and output.
 - The bytes are sent or received at constant rates .
 - The I/O are on same IO line when the clock pulses suitably modulate or encode the serial input and output, respectively.
 - If the clock period equals T, then the data transfer rate is 1/ T bps.
 - Synchronous serial input/outputs are also called master input slave output (MISO) and muster output slave input (MOSI), respectively.








- They are used for interprocessor transfers and streaming data.
- The bits are read from or written on magnetic media such as a hard disk or on optical media such as a CD by using devices with serial synchronous IO ports.



Asynchronous Serial Input

- Each RxD bit is received in each byte at fixed intervals but each received byte is not in synchronization.
- The bytes can separate by variable intervals or phase differences.
- When a sender shifts after every clock period T, then a byte at the port is received at input in period 10T or 11T.
- The time of 2 T is due to use of additional bits at the start and end of each byte. An addition time of IT is taken when a P-bit is sent before the stop hit.





- - The bit transfer rate (for the serial line bits) is (I/T) baud per second but different bytes may be received at varying intervals.
 - The word 'Baud' is taken from a German word for raindrop.
 - Bytes pour from the sender like raindrops at irregular intervals.
 - The sender does not send the clock pulses along with the bits.



- The receiver detects n bits at the intervals of T from the middle of the first indicating bit.
- n = 0,1...0 or I I, finds out whether the data-input is 1 or 0 and saves the bits in an 8-bit shift register.
- The processing element at the port (peripheral) saves the byte at a port register, from where the microprocessor reads the byte.
- Asynchronous serial input is also called UART input if the serial input is according to the UART protocol.
- Asynchronous serial input is used for keypad and modem inputs.




Only difference in Output Pin TXD





- A parallel port can have one or multi bit input or output and can be bidirectional IO
 - ▷ One hit input, output and I0
 - Eight or more hit input, output and IO


- - Half duplex means that at any point communication can only be one way (input or output) on a bi-directional line.
 - An example of half-duplex mode is Walki Talki communication.
 - Full duplex means that the communication can he both ways simultaneously.
 - An example of the full duplex asynchronous mode of communication is communication between the modem and computer through the 14) and RxD lines


- Synchronous CommunicationAsynchronous Communication
 - ▷ RS 232/RS485


















lable 3.9

Field and its length	Explanation
First field of 1-bit	It is start bit similar to the one in a UART.
Second field of 7 hits	It is called the address field. It defines the slave address being sent the data frame (of many bytes) by the master.
Third field of 1 control bit	It defines whether a read or write cycle is in progress.
Fourth field of 1 control bit	Next bit defines whether the present data is an acknowledgement (from the slave)
Fifth field of 8 bits	It is used for IC device data bits.
Sixth field of 1-bit	It is a negative acknowledgement bit (NACK) from the master. If active, then acknowledgement after a transfer is not needed from the slave, else acknowledgement is expected from the slave.
Seventh field of 1-hit	It is a stop bit like in a UART.





- Serial communication
- Multi-Master Protocol
- Compact
 - Twisted Pair Bus line
- 1 Megabit per second




- Controller Area Networks are used in many different fields, the bulk of which are
 - Auto-motive industry
 - Factory Automation
 - Machine Control
 - Medical Equipment and devices
 - ► And more....



Function Field and its length This is arbitration field, which contains the packet's 11-hit destination address First field of 12 bits and RTR bit (Packet means a set of bits sent on the bus). RTR stands for 'Remote Transmission Request'. The receiving addressed device is at destination address specified in 11-bit subfield and RTR is defined on the basis of whether the data byte being sent is a data for the device or a request to the device. 11-bit address identifies the device to which data is being sent or the request being made. When an RTR bit is at 1, it means this packet is for the device at destination address. If this bit is at 0 (dominant state) it means this packet is a request for the data from the device. It is control field. The first bit is identifier extension. The second bit is always 1. Second field of 6 bits The last 4 bits are code for data length. Its length depends on the data length code in control field. Third field of 0 to 64 bits It is CRC (Cyclic Redundancy Check) field with 15-bit CRC plus 1-bit Fourth field (third if data delimiter bit. The receiver node uses it to detect errors, if any, during the field has no bit present) is transmission. of 16 bits First bit is 'ACK slot'. The sender sends it as 1 and the receiver, which would Fifth field of 2 bits send back 0 in this slot when it detects error in reception. The sender, after sensing 0 in the ACK slot, retransmits the data frame. The second bit is the 'ACK delimiter' bit. It signals the end of ACK field. If the transmitting node does not receive any acknowledgement of data frame within a specified time slot, it should retransmit, This is the end-of-the-frame specification and has seven 0s. Sixth field of 7 bits


- Developed in 1982 by Philips (now NXP)
 - To connect CPU to peripherals in televisions
- Two signal lines, both are 'open drain', thus pull-up resistors are needed
 - SDA (serial data)
 - SCL (serial clock)
- Devices are either masters or slaves
 - Master is the device that always drives SCL and initiates a transfer
- Each device has an address
- Data is sent in 8 bit bytes



Use 1.2k - 2.2k pull up resistors for Vcc = 3.3 V or 1.8 - 3.3k resistors for Vcc = 5 V

 I^2C

Analog pins 4 (SCL) and 5 (SDA) must be pulled up, and a common ground is needed





- Master initiates transfer with a START bit (SDA from high to low while SCL is high
- Slave address (7 or 10 bits, 7 is most common)
- Transfer type (1 bit: 0 to write, 1 to read)
 - All ICs compare address to their address
 - └── If address matches, device sends an ACKNOWLEDGE signal
 - If address does not match, device waits until bus is released by STOP condition



- Once master receives ACKNOWLEDGE, it then sends (writes) or receives (reads) data
 - Receiver sends back ACKNOWLEDGE for each byte received
- Master concludes the transfer with STOP bit

High Level Data Link Control Protocol

- Bit Oriented Approach Streams are rep by bits
- Simply views the frames as a collection of bits
- The synchronous Data Link protocol developed by IBM is an example for bit oriented protocol
- SDLC are standardized by ISO as HDLC
- Main protocol for Data link layer


- High-level Data Link Control (HDLC) is a group of communication protocols of the data link layer for transmitting data between network points or nodes.
- Since it is a data link protocol, data is organized into frames.
- A frame is transmitted via the network to the destination that verifies its successful arrival.
- It is a bit oriented protocol that is applicable for both point to point and multipoint communications.

Transfer Modes

HDLC supports two types of transfer modes, normal response mode and asynchronous balanced mode.

- Normal Response Mode (NRM) Here, two types of stations are there, a primary station that send commands and secondary station that can respond to received commands. It is used for both point - to - point and multipoint communications.
- Asynchronous Balanced Mode (ABM) Here, the configuration is balanced, i.e. each station can both send commands and respond to commands. It is used for only point - to - point communications.

rimary Station	Command	Se	condary Station
	<u>Point – to – point (</u>	Response communication	
		Secondary	Stations
Primary Station	n Command		
	Multipoint co	Response	Response







HDLC Frame						
Flag	Address	Control	Payload	FCS	Flag	
l byte 111111	1 byte 0)	1 byte	variable	2 or 4 bytes	1 byte 0111111	






- Payload This carries the data from the network layer. Its length may vary from one network to another.
- FCS It is a 2 byte or 4 bytes frame check sequence for error detection. The standard code used is CRC (cyclic redundancy code)



- - **Flag** It is an 8-bit sequence that marks the beginning and the end of the frame. The bit pattern of the flag is 01111110.
 - Address It contains the address of the receiver. If the frame is sent by the primary station, it contains the address(es) of the secondary station(s). If it is sent by the secondary station, it contains the address of the primary station. The address field may be from 1 byte to several bytes.
 - **Control** It is 1 or 2 bytes containing flow and error control information.

Synchronous Peripheral Communication

- Synchronous Full Duplex Serial device
- Pins Slave select MOSI- MISO- SCLK
- Separate registers for control status transmit & receive data
- At least one 'master' and 'slave' needed



MF 405 ES – Module 5

At least one 'master' and 'slave' needed

Master controls:


- Unidirectional data line, MOSI
 - Master Out, Slave In (data from the master to the slave)
- Shared clock line, SCK (synchronizes the data transfer)
- Slave select line(s), SS*

Which slave to be addressed

ceived by the slave, the slave clocks out a bit that is received by the master

Slave controls:

- Unidirectional data line, MISO
 - ▶ Master In, Slave Out (data from slave to the master)
 - Shared by slaves
 - ▶ Non-selected slaves, "tri-state" their MISO outputs
- SPI is a 'data exchange' protocol
 - As a bit is clocked out of the master and received by the slave, the slave clocks out a bit that is received by the master



Ŋ.



- Universal Serial Bus (USB) provides a serial bus standard for connecting devices, usually to a computer, but it also is in use on other devices such as set-top boxes, game consoles and PDAs.
- Four wires (+5V, Return, data twisted pair)
- Up to 5 m (16.4 ft) Longer connections use hubs or active extensions

- Asynchronous: This is transmission at any time, with arbitrary delay between transmission of any two successive data items.
- Synchronous: This is continuous transmission with no gaps between transmission of successive data items.
- **Isochronous:** This is transmission at regular intervals with a fixed gap between the transmission of successive data items.

Features

- Fast
- Bi-directional
- Isochronous
- low-cost
- dynamically attachable serial interface

- **USB** 1.0 specification introduced in 1994
- **USB** 2.0 specification finalized in 2001
- Became popular due to cost/benefit advantage
 - ▷ Eg. IEEE 1394 high bandwidth, high cost
- Three generations of USB
- **USB** 1.0
- **USB 2.0**
- **USB 3.0**





Module 6 - Syllabus

- Development tools: Host and Target machines linker / locators debugging techniques.
- S/W Architectures: Round robin-round robin with interrupt function queue scheduling- RTOS.

Host and Target machines

- During the development process, a host system is used before locating and burning the codes in the target board.
- The target board hardware and software is later copied to get the final embedded system, which will function exactly as the one tested and debugged and finalized during the development process.

Using a Host System

- Host system is a PC or workstation or laptop.
- It has the following hardwares.
 - High-performance processor with caches
 - Large RAM memory
 - ROM BIOS (read only memory basic input-output system)
 - Very large memory on disk
 - Keyboard , Mouse , Display monitor
 - Network connection





- In a full-fledged computer. It has software tools and must include the following:
 - Programs development kit for a high-level language program or IDE
 - ► Host processor compiler and cross- compiler
 - Cross-Assembler

Program Development Tool Kit

- Program development tool kit or IDE has an editor.
- Editor is used for writing C codes or assembly or C++ or Java or Visual C++ using (a)the keyboard of the host system (PC) for entering IDE with the program.
- Using GUIs, it allows the entry, naddition, deletion, insert, appending previous written lines or files, merging record and files at :the specific positions.

- - A high-level language is machine-independent.
 - It will have an expression like X = X + 23, or X = 2*Y+V*Z+19 and so on.
 - When we use a high-level language C, a tool is needed for obtaining the machine codes for a target system.
 - The programmer writes the mnemonics or C program, using the editor.
 - The mice and keyboard combinations of the host system (PC) or host system are for entering the program codes. Each language needs a compiler.







- 1. An interpreter does expression-by-expression (line-by-line) translation to the machine-executable codes.
- 2. A compiler convert high level to machine
- 3. An assembly language program has the mnemonics that are machinedependent.
- 4. A dissembler translates the object codes into the mnemonics form of assembly language. It helps in understanding the previously made object codes.



- 5. An assembler is a program that translates the assembly mnemonics into the binary opcodes and instructions, that is, into an executable file, called object file.
- A loader is a program that helps in this task by reallocating addresses before loading the opcode and operands in the computer memory.

Target System





Fig. 13.3 (a) Simple target system (b) Sophisticated target system



- A target system has a processor, ROM memory for ROM image of the embedded software, RAM for stack, temporary variables and memory buffers, peripherals and interfaces.
- A target system may possess the RS232 as well as 10/100-base Ethernet connectivity or USB port for software test and debug.
- A target system differs from a final system.

Steps

- The codes of application software have to be written.
- These have to be embedded in flash.
- These have to be repeatedly written or modified and tested using diagnostic, simulation and debugging tools and embedded till a final testing in an edit-test-debug cycle shows it working according to specifications.
 - The programmer later on simply copies it into the final system or product.



Linking and Locating Software

- A linker links the compiled codes of application software.
- Linking is necessary because there are number of codes to be linked for the final binary file.
- Example delay function
 - There are the standard codes to program a delay task for which there is a reference in the assembly language program.
 - ▶ The codes for the delay must link with the assembled codes.
 - ▶ The delay code is sequential from a certain beginning address.

Linking and Locating Software

- Example delay function
 - The assembly software code is also sequential from a certain beginning address.
 - Both the codes are present at the distinct and the available addresses in the system.
 - ► A linker links these



- The linked file in binary for Trun on a computer is commonly known as executable file or simply 'exe' file.
- After linking, there has to be reallocation of the sequences of placing the codes before the actual placement of the codes in the memory.
- A program is loaded in a computer RAM.
- The loader program performs the task of reallocating the codes after finding the physical memory addresses available at a given instant.
- The loader finds the appropriate start address.

Locator

- When the code embeds into ROM or flash, a system design process locates these codes as a ROM image.
- The codes are permanently placed at the actually available addresses in flash-ROM.
- In embedded systems, there is no separate program to keep track of the available addresses at different times during the run as in a computer, In embedded systems, therefore next step after linking is the use of a locator for the program-codes and data in place-of the loader.


Types of Executable file

Motorola S fileIntel Hex file

Development & Debugging

- How platforms used during the design
- Programming and testing of target using host
- How hosts and other techniques can be used for debugging an embedded systems.

Development Envirnment



Debugging

- A software debugging can be done by compiling and executing the code on a PC
- The serial port on evaluation board is most important debugging tools.
- Another very important debugging tool is the break point.
- The simplest form of break point is for the user to specify an address atwhich the programs execution is to break
- When the PC reaches that address, control is returned to monitor program and execution can be continued.

LEDs as debugging devices:

LEDs can be entertaining a simple flashing, it can be used to show error conditions, when the code enters certain routines or to show idle time activity.

In Circuit Emulator

- When software tools are insufficient to debug the system, a specialized hardware tool aids is known as microprocessor in-circuit emulator (ICE).
- ICE can help debug software in a working embedded system.
- It surrounds specialized microprocessor with additional logic that allows the users to specify break points and examine & modify the CPU state.
- The CPU provides as much debugging functionality as a debugger within a monitor program, but it does not take up any memory.
- ICE is specific to a microcontroller and expensive.

Logic Anlayser

- The logic analyzers records the values on the signals into an internal memory and then displays the results on a display once the memory is full of run is aborted.
- It captures thousands or even millions of samples of data on channels than is possible with a conventional oscilloscope.
- Logic analyzer is an array of inexpensive oscilloscopes.
- The analyzer can sample many different signals simultaneously (tens to hundreds) but can display only 0, 1, or changing values for each.




- All these logic analysis channels can be connected to the system to record the activity on many signals simultaneously.
- A logic analyzer has two modes to acquire data (i) state (ii) timing modes. These two modes represent different ways of sampling the values.



- The system's data signals are sampled at a latch within the logic analyzer.
- The latch is controlled by either the system clock or sampling clock depends whether the analyzer is being used in state or timing mode.
- After the sampling is complete, an embedded microprocessor takes over control the display of the data captured in the sample memory.

Architecture of Logic Analyser



Embedded Software Architecture

- Round Robin
- Round Robin with Interrupt
- Function queue scheduling
- RTOS

Round Robin

- Round robin is the simplest imaginable architecture.
- There is no interrupts
- The main loop simple checks each of the I/O devices in turn and service any that need service.
- Simple Architecture- no interrupts and no shared data .
- Process are dispatched in FIFO manner, but a given limited amount of time – Quantum
- Time Quantum / Time Slice A small unit of Time (10 -100 ms)

```
Figure 5.1 Round-Robin Architecture
void main (void)
   while (TRUE)
      if (!! I/O Device A needs service)
         !! Take care of I/O Device A
         !! Handle data to or from I/O Device A
      if (!! I/O Device B needs service)
         !! Take care of I/O Device B
         !! Handle data to or from I/O Device B
      etc.
      etc.
      if (!! I/O Device Z needs service)
         !! Take care of I/O Device Z
         !! Handle data to or from I/O Device Z
```

void vDigitalMultiMeterMain (void)

enum {OHMS_1, OHMS_10, ..., VOLTS_100} eSwitchPosition;

while (TRUE)

Probes

28.64

100

10

100 Volts

Ohms

100

10

Amps 1

10

eSwitchPosition = 11 Read the position of the switch;

switch (eSwitchPosition)

- case OHMS_1:
 - !! Read hardware to measure ohms
 - !! Format result
 - break;
- case OHMS_10:
 - !! Read hardware to measure ohms
 - !! Format result


break:

case VOLTS_100:

- !! Read hardware to measure volts
- [] Format result

break;

!! Write result to display



31


Advantage

- Simplest of all architecture
- No Interrupts
- No Shared Data
- No latency Concern
- No Tight response requirements

Drawbacks

- A sensor connected to the Arduino that urgently needs service must wait its turn.
- Fragile. Only as strong as the weakest link. If a sensor breaks or something else breaks, everything breaks.
- Response time has low stability in the event of changes to the code

Round Robin with Interrupts





- This Round Robin with Interrupts architecture is similar to the Round Robin architecture, except it has interrupts.
- When an interrupt is triggered, the main program is put on hold and control shifts to the interrupt service routine.
- Code that is inside the interrupt service routines has a higher priority than the task code.

Drawbacks

Shared data

All interrupts could fire off concurrently





Figure 5.5 Priority Levels for Round-Robin Architectures

Advantages

- Greater control over the priority levels
- Flexible
- Fast response time to I/O signals
- Great for managing sensors that need to be read at prespecified time intervals

Function Queue Scheduling



Advantage

- In the Function Queue Scheduling architecture, interrupt routines add function pointers to a queue of function pointers.
- The main program calls the function pointers one at a time based on their priority in the queue.

Drawbacks

Shared data

Low priority tasks might never execute




- Great control over priority
- Reduces the worst-case response for the high-priority task code
- Response time has good stability in the event of changes to the code

RTOs

- A real time operating system commonly known as RTOS, is a software component that are rapidly switches between tasks giving the impression that multiple programs are being executed at the same time on a single processing core.
- The difference between an OS (Operating System) such as Windows or Unix and an RTOS (Real Time Operating System) found in embedded systems, is the response time to external events.
- Normal OS soft realtime ; RTOS Hard Realtime



- RTOS used priority to execute the process enters in the system. Low priority tasks preempted to serve higher priority process.
- Example traffic light



Components of RTOS





- **The Scheduler**: This component of RTOS tells that in which order, the tasks can be executed which is generally based on the priority.
- Symmetric Multiprocessing (SMP): It is a number of multiple different tasks that can be handled by the RTOS so that parallel processing can be done.
- **Function Library**: It is an important element of RTOS that acts as an interface that helps you to connect kernel and application code. This application allows you to send the requests to the Kernel using a function library so that the application can give the desired results.



- Memory Management: this element is needed in the system to allocate memory to every program, which is the most important element of the RTOS.
- Fast dispatch latency: It is an interval between the termination of the task that can be identified by the OS and the actual time taken by the thread, which is in the ready queue, that has started processing.
- User-defined data objects and classes: RTOS system makes use of programming languages like C or C++, which should be organized according to their operation.

Types of RTOS

- Hard Real Time
- Firm Real Time
- Soft Real Time

Hard Real Time

- In Hard RTOS, the deadline is handled very strictly which means that given task must start executing on specified scheduled time, and must be completed within the assigned time duration.
- Example: Medical critical care system, Aircraft systems, etc.

Firm Real Time

- These type of RTOS also need to follow the deadlines. However, missing a deadline may not have big impact but could cause undesired affects, like a huge reduction in quality of a product.
- Example: Various types of Multimedia applications.

Soft Real Time

- Soft Real time RTOS, accepts some delays by the Operating system. In this type of RTOS, there is a deadline assigned for a specific job, but a delay for a small amount of time is acceptable. So, deadlines are handled softly by this type of RTOS.
 - Example: Online Transaction system and Livestock price quotation System.

Characteristics of RTOS

- Deterministic
- Responsive
- Reliability
- User Control

Reference

- <u>https://automaticaddison.com/round-robin-vs-function-queue-scheduling-embedded-software-architecture/</u>
- <u>https://www.highintegritysystems.com/rtos/what-is-an-rtos/#:~:text=A%20Real%20Time%20Operating%20System,on%20a%20sing%20processing%20core</u>.
- https://www.guru99.com/real-time-operating-system.html

APPENDIX I

CONTENT BEYOND THE SYLLABUS

Programming concept in high level language

High-level language (HLL) is a programming language such as C, FORTRAN, or Pascal that e High level language is the next development in the evolution of computer languages. Examples of some high-level languages are given below

- PROLOG (for "PROgramming LOGic")
- FORTRAN (for 'FORrmula TRANslation')
- LISP (for "LISt Processing")
- Pascal (named after the French scientist Blaise Pascal).

High-level languages are like English-like language, with less words also known as keywords and fewer ambiguities. Each high level language will have its own syntax and keywords. The meaning of the word syntax is grammar.

Now let us discuss about the disadvantages of high-level languages

- A high level language program can't get executed directly. It requires some translator to get it translated to machine language. There are two types of translators for high level language programs. They are interpreter and compiler. In case of interpreter, prior execution, each and every line will get translated and then executed. In case of compiler, the whole program will get translated as a whole and will create an executable file. And after that, as when required, the executable code will get executed. These translator programs, specially compilers, are huge one and so are quite expensive.
- The machine language code generated by the compiler might not be as compact as written straightaway in low-level language. Thus a program written in high-level language usually takes longer time to execute.

Now we shall discuss about the advantages of high-level languages


- High-level language programs are easy to get developed. While coding if we do some errors then we can easily locate those errors and if we miss then during compilation those errors would get detected by the compiler. And the programmer will initiate respective corrections to do needful accordingly.
- By a glance through the program it is easy to visualize the function of the program.
- The programmer may not remain aware about the architecture of the hardware. So people with our hardware knowledge can also do high level language programming.
- The same high level language program works on any other computer, provided the respective compiler is available for the target new architecture. So high-level languages are portable.

• Productivity against high level language programming is enormously increased.

To conclude, high-level languages are almost always used nowadays except where very high-speed execution is required.

KEIL C programming for timers, interrupts & serial communication.

Embedded C is the most popular programming language in the software field for developing electronic gadgets. Each processor is associated with embedded software. Embedded C Programming plays a major role in performing specific functions by the processor. In our day-to-day life, we frequently use many electronic devices such as washing machines, mobile phones, digital camera and so on will work based on microcontrollers that are programmed by embedded C.




Embedded System Programming

The C code written is more reliable, portable, and scalable; and in fact, much easier to understand. The first and foremost tool is the embedded software that decides the operation of an embedded system. Embedded C programming language is most frequently used for programming the microcontrollers.

Embedded C Programming Tutorial (8051)

For writing the program the embedded designers must have sufficient knowledge on the hardware of particular processors or controllers as the embedded C programming is a full hardware related programming technique.



Programming Tutorial

Earlier, many embedded applications were developed by using assembly level programming. However, they did not provide portability to overcome this problem with the advent of various high-level languages like C, COBOL, and Pascal. However, it was the C language that got extensive acceptance for embedded systems application development, and it continues to do so.